{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:52:39Z","timestamp":1694627559327},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1986,10,1]],"date-time":"1986-10-01T00:00:00Z","timestamp":528508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1986,10]]},"DOI":"10.1109\/tcad.1986.1270216","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"450-458","source":"Crossref","is-referenced-by-count":4,"title":["SLS: An Advanced Symbolic Layout System for Bipolar and FET Design"],"prefix":"10.1109","volume":"5","author":[{"given":"S.D.","family":"Posluszny","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(83)80019-4"},{"key":"ref11","first-page":"92","article-title":"Virtual grid compaction using the most recent layers algorithm","author":"boyer","year":"1983","journal-title":"Int Conf on Computer-Aided Design"},{"key":"ref12","first-page":"8","article-title":"Verification of bipolar layouts: A symbolic approach","author":"giafagna","year":"1983","journal-title":"Int Conf on Computer-Aided Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600125"},{"key":"ref14","author":"posluszny","year":"1982","journal-title":"Design rule oriented stick expander for VLSI MOS technology"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62895"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1147\/rd.285.0590"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1147\/rd.285.0572"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1147\/rd.285.0581"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585635"},{"key":"ref3","author":"mead","year":"1979","journal-title":"Introduction to VLSI Systems"},{"key":"ref6","first-page":"289","article-title":"STICKS?A graphical compiler for high-level LSI design","volume":"47","author":"williams","year":"1978","journal-title":"Proc AFIPS Conf"},{"key":"ref5","first-page":"474","article-title":"SYMPLE: A process independent symbolic layout tool for bipolar VLSI","author":"szabo","year":"1984","journal-title":"Proc Int Conf on Computer Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585356"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585308"},{"key":"ref2","author":"hsueh","year":"1979","journal-title":"Symbolic layout and compaction of integrated circuits"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585634"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585772"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28438\/01270216.pdf?arnumber=1270216","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:44Z","timestamp":1638218384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270216\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,10]]},"references-count":18,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1986,10]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1986.1270216","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1986,10]]}}}