{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,21]],"date-time":"2023-10-21T12:12:54Z","timestamp":1697890374960},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1986,10,1]],"date-time":"1986-10-01T00:00:00Z","timestamp":528508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1986,10]]},"DOI":"10.1109\/tcad.1986.1270226","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"557-563","source":"Crossref","is-referenced-by-count":19,"title":["FAUST: An MOS Fault Simulator with Timing Information"],"prefix":"10.1109","volume":"5","author":[{"family":"Hsi-Ching Shih","sequence":"first","affiliation":[]},{"given":"J.T.","family":"Rahmeh","sequence":"additional","affiliation":[]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585627"},{"key":"ref11","first-page":"44","article-title":"Robust tests for stuck-open faults in CMOS combinational logic circuits","author":"reddy","year":"1984","journal-title":"Proc I4th Int Fault-Tolerant Computing Symp"},{"key":"ref12","first-page":"435","article-title":"On testable design of CMOS logic circuits","author":"reddy","year":"0","journal-title":"Proc 1983 Int Test Conf"},{"key":"ref13","first-page":"1297","article-title":"Testing of MOS VLSI circuits","author":"abraham","year":"0","journal-title":"Proc 1985 Int Symp Circuits and Systems"},{"key":"ref14","author":"yang","year":"1980","journal-title":"An investigation of ordering tearing latency algorithms for the time-domain simulation of large circuits"},{"key":"ref15","author":"newton","year":"1978","journal-title":"The simulation of large-scale integrated circuits"},{"key":"ref16","author":"rao","year":"1985","journal-title":"Switch-Level Timing Simulation of MOS VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585663"},{"key":"ref18","first-page":"710","article-title":"CHIEFS: A concurrent, hierarchical and extensible fault simulator","author":"rogers","year":"1985","journal-title":"IEEE Int Test Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675614"},{"key":"ref4","first-page":"564","article-title":"Fault characterization of VLSI MOS circuits","author":"baneijee","year":"1982","journal-title":"IEEE Int Conf Circuits Comput"},{"key":"ref3","author":"shih","year":"1980","journal-title":"Design and implementation of digital fault simulation system based on three-value precise-delay model"},{"key":"ref6","first-page":"24","article-title":"Fault simulation of MOS digital circuits","author":"bryant","year":"1983","journal-title":"VLSI Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1984.12917"},{"key":"ref8","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program to simulate semiconductor circuits"},{"key":"ref7","author":"banerjee","year":"1983","journal-title":"A Model For Simulating Physical Failures In MOS VLSI Circuits"},{"key":"ref2","first-page":"1158","article-title":"A digital fault simulation system based on three-value precise-delay model","volume":"2","author":"jea","year":"1980","journal-title":"Proc Int Computer Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62919"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223808"},{"key":"ref20","author":"kunda","year":"1984","journal-title":"Hierarchical design rule checking and circuit extraction techniques"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28438\/01270226.pdf?arnumber=1270226","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:44Z","timestamp":1638200384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270226\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,10]]},"references-count":20,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1986,10]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1986.1270226","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1986,10]]}}}