{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:52:42Z","timestamp":1694627562294},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[1986,10,1]],"date-time":"1986-10-01T00:00:00Z","timestamp":528508800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1986,10]]},"DOI":"10.1109\/tcad.1986.1270233","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"633-644","source":"Crossref","is-referenced-by-count":5,"title":["PLATYPUS: A PLA Test Pattern Generation Tool"],"prefix":"10.1109","volume":"5","author":[{"family":"Ruey-Sing Wei","sequence":"first","affiliation":[]},{"given":"A.","family":"Sangiovanni-Vincentelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"Built-in tests for VLSI finite-state machines","author":"hua","year":"1984","journal-title":"Dig of Papers 14th Int Conf on Fault-Tolerant Computing"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585704"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4485(83)90173-2"},{"key":"ref14","author":"mah","year":"1983","journal-title":"PANDA?A PLA generator for multiply folded arrays"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"617","DOI":"10.1109\/TC.1979.1675429","article-title":"Fault analysis and test generation for programmable logic array (PLA's)","volume":"c 28","author":"hong","year":"1979","journal-title":"IEEE Trans Comput"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1978.1585193"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1979.1675264"},{"key":"ref18","article-title":"Optimized stuck fault test pattern generation for PLA macros","author":"muehldorf","year":"1977","journal-title":"Digest of Papers 1977 Semiconductor Test Symposium"},{"key":"ref19","first-page":"349","article-title":"Efficient test pattern generation for embedded PLAs","author":"muehldorf","year":"1980","journal-title":"Proc 1980 IEEE Test Conf"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/356819.356822"},{"key":"ref4","author":"hill","year":"1981","journal-title":"Introduction to Switching Theory and Logical Design"},{"key":"ref27","article-title":"ESPRESSO-MV: Algorithms for multiple-valued logic minimization","author":"rudell","year":"1985","journal-title":"Proc 1985 Int Symp Circuits and Systems"},{"key":"ref3","first-page":"82","author":"proebsting","year":"1976","journal-title":"Electronics"},{"key":"ref6","first-page":"163","article-title":"Design of programmable logic arrays for testability","author":"son","year":"1980","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref29","article-title":"VICTOR-II: Global redundancy identification, test generation, and testability analysis for VLSI combinational circuits","author":"wei","year":"1985","journal-title":"Proc Int Symp VLSI Technology Systems and Applications"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676775"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675712"},{"key":"ref7","first-page":"131","article-title":"FITPLA: A programmable logic array for function independent testing","author":"hong","year":"1980","journal-title":"Dig 10th Int Symp FTC"},{"key":"ref2","article-title":"A finite-state machine synthesis system","author":"rudell","year":"1985","journal-title":"Proc 1985 Int Symp Circuits and Systems"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1983.1676277"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.192.0098"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1147\/rd.241.0015"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270068"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585555"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.185.0443"},{"key":"ref23","author":"roth","year":"1980","journal-title":"Rockland"},{"key":"ref26","article-title":"A Domino CMOS logic synthesis system","author":"hofmann","year":"1985","journal-title":"Proc 1985 Int Symp Circuits and Systems"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676473"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28438\/01270233.pdf?arnumber=1270233","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:44Z","timestamp":1638200384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270233\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1986,10]]},"references-count":29,"journal-issue":{"issue":"4","published-print":{"date-parts":[[1986,10]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1986.1270233","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1986,10]]}}}