{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,11]],"date-time":"2025-09-11T07:40:37Z","timestamp":1757576437532},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1987,1,1]],"date-time":"1987-01-01T00:00:00Z","timestamp":536457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,1]]},"DOI":"10.1109\/tcad.1987.1270243","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"33-40","source":"Crossref","is-referenced-by-count":71,"title":["ADVIS: A Software Package for the Design of Systolic Arrays"],"prefix":"10.1109","volume":"6","author":[{"given":"D.I.","family":"Moldovan","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref4","article-title":"Towards a formal treatment of VLSI arrays","author":"johnson","year":"1981","journal-title":"Proc Caltech Conf on VLSI"},{"key":"ref3","author":"kuhn","year":"1980","journal-title":"Optimization and interconnection complexity for parallel processors single stage networks and decision trees"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1016\/0304-3975(85)90091-X"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/800015.808184"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-68402-9_25"},{"key":"ref5","article-title":"Unifying VLSI array designs with geometric transformations","author":"cappello","year":"0","journal-title":"Proc 1983 Conf on Parallel Processing"},{"key":"ref8","author":"fortes","year":"1983","journal-title":"Algorithm transformations for parallel processing and VLSI architecture design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12532"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1653825"},{"key":"ref9","article-title":"Mapping an arbitrarily large QR algorithm into a fixed size VLSI array","author":"moldovan","year":"0","journal-title":"Proc 1984 Conf on Parallel Processing"},{"key":"ref1","author":"kung","year":"1980","journal-title":"Introduction to VLSI Systems"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28439\/01270243.pdf?arnumber=1270243","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:44Z","timestamp":1638218384000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270243\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,1]]},"references-count":11,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1987,1]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270243","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,1]]}}}