{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:51:22Z","timestamp":1694627482269},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1987,1,1]],"date-time":"1987-01-01T00:00:00Z","timestamp":536457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,1]]},"DOI":"10.1109\/tcad.1987.1270253","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"111-115","source":"Crossref","is-referenced-by-count":0,"title":["Methodology Verification of Hierarchically Described VLSI Circuits"],"prefix":"10.1109","volume":"6","author":[{"given":"I.L.","family":"Bain","sequence":"first","affiliation":[]},{"given":"L.A.","family":"Glasser","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"glasser","year":"1981","journal-title":"The syntactic analysis of VLSI systems using graphs"},{"key":"ref11","first-page":"455","article-title":"A logic design theory for VLSI","author":"hayes","year":"1981","journal-title":"Proc 2nd Caltech Conf VLSI"},{"key":"ref12","first-page":"50","article-title":"Schema: An architecture for knowledge based design","author":"clark","year":"1985","journal-title":"Proc Int Conf Computer-Aided Design 85"},{"key":"ref13","first-page":"183","article-title":"The DPL\/Daedalus design environment","author":"batali","year":"1981","journal-title":"VLSI 81 Proc 1st Edinburgh Conf VLSI"},{"key":"ref14","author":"vladimirescu","year":"1981","journal-title":"The simulation of MOS integrated circuits using SPICE2"},{"key":"ref15","author":"bain","year":"1984","journal-title":"Methodology verification of hierarchically described VLSI circuits"},{"key":"ref4","author":"whitney","year":"1981","journal-title":"A hierarchical design-rule checker"},{"key":"ref3","article-title":"A survey of computer aids for IC mask artwork verification","author":"baird","year":"1977","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref6","first-page":"93","article-title":"Hierarchical design validation based on rectangles","author":"johnson","year":"1982","journal-title":"Proc MIT Conf Advanced Research in VLSI"},{"key":"ref5","first-page":"197","article-title":"Special-purpose hardware for design rule checking","author":"seiler","year":"1981","journal-title":"Proc 2nd Caltech Conf VLSI"},{"key":"ref8","doi-asserted-by":"crossref","first-page":"49","DOI":"10.1109\/PROC.1972.8556","article-title":"description of electrical networks using wiring operators","volume":"60","author":"penfield","year":"1972","journal-title":"Proceedings of the IEEE"},{"key":"ref7","author":"baker","year":"1980","journal-title":"Artwork Analysis Tools for VLSI Circuits"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1982.1051786"},{"key":"ref1","author":"mead","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref9","author":"penfield","year":"1971","journal-title":"MARTHA User Manual Cambridge"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28439\/01270253.pdf?arnumber=1270253","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:45Z","timestamp":1638218385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270253\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,1]]},"references-count":15,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1987,1]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270253","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,1]]}}}