{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:50:35Z","timestamp":1759146635265},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[1987,1,1]],"date-time":"1987-01-01T00:00:00Z","timestamp":536457600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,1]]},"DOI":"10.1109\/tcad.1987.1270255","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"128-144","source":"Crossref","is-referenced-by-count":12,"title":["Network Partitioning and Ordering for MOS VLSI Circuits"],"prefix":"10.1109","volume":"6","author":[{"given":"V.B.","family":"Rao","sequence":"first","affiliation":[]},{"given":"T.N.","family":"Trick","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"terman","year":"1983","journal-title":"Simulation tools for digital LSI design"},{"key":"ref11","first-page":"437","article-title":"RSIM-A logic-level timing simulator","author":"terman","year":"1983","journal-title":"Proc IEEE Int Conf Computer Design"},{"key":"ref12","article-title":"Logic and fault simulation of MOS circuits based on symbolic expression generation","author":"hajj","year":"0","journal-title":"IEEE Trans Circuits Syst"},{"key":"ref13","first-page":"246","article-title":"Symbolic logic simulation of MOS circuits","author":"hajj","year":"1983","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270036"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1976.1674591"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585310"},{"key":"ref17","first-page":"445","article-title":"A table-driven delay operator approach to timing simulation of MOS VLSI circuits","author":"rao","year":"1983","journal-title":"Proc IEEE Int Conf Computer Design"},{"key":"ref18","author":"baker","year":"1980","journal-title":"Artwork Analysis Tools for VLSI Circuits"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585736"},{"key":"ref28","first-page":"356","article-title":"An activity directed circuit simulation algorithm","author":"sakallah","year":"1980","journal-title":"Proc IEEE Int Conf Circuits and Computers"},{"key":"ref4","article-title":"A new approach for processing strongly connected circuit blocks in a waveform relaxation switch-level timing simulator","author":"rao","year":"1984","journal-title":"Proc IEEE Int Conf Computer Design"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585766"},{"key":"ref3","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program to simulate semiconductor circuits"},{"key":"ref6","first-page":"46","article-title":"An algorithm for MOS logic simulation","volume":"1","author":"bryant","year":"1980","journal-title":"Lambda Magazine"},{"key":"ref5","author":"bryant","year":"1981","journal-title":"A Switch-Level Simulation Model for Integrated Logic Circuits"},{"key":"ref8","author":"byrd","year":"0","journal-title":"Advances in Computer-Aided Eng Design"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676408"},{"key":"ref2","author":"vasant","year":"1985","journal-title":"Switch-Level Timing Simulation of MOS VLSI Circuits"},{"key":"ref9","first-page":"509","article-title":"Pass transistor networks in MOS technology: Synthesis, performance, and testing","author":"tsai","year":"1983","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"ref1","first-page":"229","article-title":"Switch-level timing simulation of MOS VLSI circuits","author":"rao","year":"1985","journal-title":"Proc Int Symp Circuits and Systems"},{"key":"ref20","first-page":"1075","article-title":"PRIMO: A VLSI circuit partitioner for simulation applications","author":"vasquez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits and Systems"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585417"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref24","author":"aho","year":"1974","journal-title":"The Design and Analysis of Computer Algorithms"},{"key":"ref23","author":"bondy","year":"1982","journal-title":"Graph Theory with Applications"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"ref25","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28439\/01270255.pdf?arnumber=1270255","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:45Z","timestamp":1638218385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270255\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,1]]},"references-count":28,"journal-issue":{"issue":"1","published-print":{"date-parts":[[1987,1]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270255","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,1]]}}}