{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:52:22Z","timestamp":1694627542258},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[1987,3,1]],"date-time":"1987-03-01T00:00:00Z","timestamp":541555200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,3]]},"DOI":"10.1109\/tcad.1987.1270272","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"282-289","source":"Crossref","is-referenced-by-count":19,"title":["Fully Dynamic Switch-Level Simulation of CMOS Circuits"],"prefix":"10.1109","volume":"6","author":[{"given":"R.","family":"Sundblad","sequence":"first","affiliation":[]},{"given":"C.","family":"Svensson","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"342","article-title":"An efficient approach to RC path signal delay calculation for CMOS semicustom integrated circuits","author":"huss","year":"1985","journal-title":"Proc IEEE Custom Integrated Circuits Conf"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"202","DOI":"10.1109\/TCAD.1983.1270037","article-title":"Signal delay in RC Tree Networks","volume":"cad 2","author":"rubinstein","year":"1983","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref12","author":"weste","year":"1985","journal-title":"CMOS VLSI Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.7797"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676408"},{"key":"ref3","author":"terman","year":"1983","journal-title":"Simulation tools for digital LSI design"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270130"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270036"},{"key":"ref8","first-page":"483","article-title":"Accurate CMOS models for event-driven logic simulators","author":"sundblad","year":"1983","journal-title":"Proc ECCTD 83"},{"key":"ref7","author":"mead","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref2","first-page":"46","article-title":"An algorithm for MOS logic simulation","author":"bryant","year":"1980","journal-title":"Lambda"},{"key":"ref1","article-title":"A survey of MOS logic simulation tools","author":"heydemann","year":"1983","journal-title":"Proc ESSCIRC'83"},{"key":"ref9","article-title":"An improved timing model for CMOS circuit speed optimization","author":"hedenstierna","year":"1986","journal-title":"Symp on VLSI in Computers and Commun"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28440\/01270272.pdf?arnumber=1270272","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:45Z","timestamp":1638218385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270272\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,3]]},"references-count":13,"journal-issue":{"issue":"2","published-print":{"date-parts":[[1987,3]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270272","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,3]]}}}