{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:50:57Z","timestamp":1694627457966},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1987,5,1]],"date-time":"1987-05-01T00:00:00Z","timestamp":546825600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,5]]},"DOI":"10.1109\/tcad.1987.1270276","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"305-321","source":"Crossref","is-referenced-by-count":27,"title":["High-Speed Logic Simulation on Vector Processors"],"prefix":"10.1109","volume":"6","author":[{"given":"N.","family":"Ishiura","sequence":"first","affiliation":[]},{"given":"H.","family":"Yasuura","sequence":"additional","affiliation":[]},{"given":"S.","family":"Yajima","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270276"},{"key":"ref11","article-title":"FACOM Vector Processor VP-100\/VP-200","author":"miura","year":"1983","journal-title":"Proc NATO Advanced Research Workshop on High-Speed Computation"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95424-5"},{"key":"ref13","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of ??-Completeness"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809285"},{"key":"ref15","first-page":"175","author":"segers","year":"1983","journal-title":"VLSI Architecture"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/362848.362870"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009010"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585406"},{"key":"ref3","first-page":"560","article-title":"Table look-up techniques for fast and flexible digital logic simulation","author":"ulrich","year":"1980","journal-title":"Proc 17th DAC"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585641"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4485(83)90077-5"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1985.1662769"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1984.5005647"},{"key":"ref2","first-page":"197","article-title":"Time first evaluation algorithm for high-speed logic simulation","author":"ishiura","year":"1984","journal-title":"Proc ICCAD"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585732"},{"key":"ref9","first-page":"67","article-title":"High-speed logic simulation using a vector processor","author":"ishiura","year":"1985","journal-title":"Proc VLSI"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28441\/01270276.pdf?arnumber=1270276","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:45Z","timestamp":1638218385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270276\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,5]]},"references-count":17,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1987,5]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270276","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,5]]}}}