{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:50:43Z","timestamp":1694627443628},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1987,5,1]],"date-time":"1987-05-01T00:00:00Z","timestamp":546825600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,5]]},"DOI":"10.1109\/tcad.1987.1270277","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"322-336","source":"Crossref","is-referenced-by-count":25,"title":["An Integrated Logic Design Environment Based on Behavioral Description"],"prefix":"10.1109","volume":"6","author":[{"given":"Y.","family":"Nakamura","sequence":"first","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"64","article-title":"An RTL behavioral description based logic design CAD system with synthesis capability","author":"nakamura","year":"1985","journal-title":"Proc 7th Int Conf Computer Hardware Description Languages"},{"key":"ref11","author":"nakamura","year":"1984","journal-title":"A behavioral description based logic design system with synthesis capability"},{"key":"ref12","first-page":"116","article-title":"Evaluation of behavior description based CAD system used in PROLOG machine logic design","author":"oguri","year":"1986","journal-title":"Int Conf on Computer-Aided Design"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/365628.365650"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1968.229145"},{"key":"ref15","first-page":"137","article-title":"FDL: A structural behavior description language","author":"kato","year":"1983","journal-title":"?roc 6th Int Conf Computer Hardware Description Languages"},{"key":"ref16","year":"1983","journal-title":"HELIX 1 3 HHDL Reference Manual"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.6312154"},{"key":"ref18","first-page":"49","article-title":"Design method based logic synthesis","author":"takagi","year":"1985","journal-title":"?roc 6th Int Conf Computer Hardware Description Languages"},{"key":"ref19","article-title":"Hardware design and implementation of the personal sequential inference machine (PSI)","author":"taki","year":"1984","journal-title":"Proc of the International Conf on Fifth-Generation Computers"},{"key":"ref4","first-page":"378","article-title":"A hierarchical language for the structural description of digital system","author":"vancleemput","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12534"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675955"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1975.224181"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600170"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1270012"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585330"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/C-M.1981.220210"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"76","DOI":"10.1109\/PROC.1983.12529","article-title":"automatic hardware synthesis","volume":"71","author":"shiva","year":"1983","journal-title":"Proceedings of the IEEE"},{"key":"ref20","article-title":"Sequential Prolog machine PEK architecture and software system","author":"kaneda","year":"1984","journal-title":"Proc Int'l Workshop High-Level Computer Architecture 84"},{"key":"ref22","first-page":"321","article-title":"HSL-FX: A unified language for VLSI design","author":"hoshino","year":"1985","journal-title":"Proc 7th Int Conf Computer Hardware Description Languages"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1007\/BF03037325"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28441\/01270277.pdf?arnumber=1270277","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:45Z","timestamp":1638200385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270277\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,5]]},"references-count":22,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1987,5]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270277","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,5]]}}}