{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:50:46Z","timestamp":1694627446639},"reference-count":13,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1987,5,1]],"date-time":"1987-05-01T00:00:00Z","timestamp":546825600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,5]]},"DOI":"10.1109\/tcad.1987.1270279","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"346-354","source":"Crossref","is-referenced-by-count":0,"title":["Symbolic Layout System: Application Results and Functional Improvements"],"prefix":"10.1109","volume":"6","author":[{"given":"M.","family":"Terai","sequence":"first","affiliation":[]},{"given":"Y.","family":"Ajioka","sequence":"additional","affiliation":[]},{"given":"T.","family":"Noda","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ozaki","sequence":"additional","affiliation":[]},{"given":"T.","family":"Umeki","sequence":"additional","affiliation":[]},{"given":"K.","family":"Sato","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1980.20086"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1985.1585971"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585452"},{"key":"ref13","author":"mead","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref4","first-page":"595","article-title":"SLIM?The translation of symbolic layouts into mask data","author":"dunlop","year":"1980","journal-title":"Proc 17th Design Automat Conf"},{"key":"ref3","first-page":"289","article-title":"STICKS?A graphical compiler for high level LSI design","author":"williams","year":"1978","journal-title":"Proc 1978 Nat Comput Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585356"},{"key":"ref5","first-page":"474","article-title":"Computer-aided layout of LSI circuit building-blocks","author":"hsueh","year":"0","journal-title":"Proc 1979 ISCAS"},{"key":"ref8","first-page":"63","article-title":"A prototype microcontroller design by symbolic layout approach","author":"umeki","year":"0","journal-title":"Proceedings of the 1985 ICC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585855"},{"key":"ref2","first-page":"280","article-title":"A macrocell approach for microcomputer design","author":"korematsu","year":"1984","journal-title":"Proc ICC 1984"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62895"},{"key":"ref9","first-page":"1285","article-title":"A method of connectivity checking for MOS circuits considering logical equivalence","author":"sato","year":"0","journal-title":"Proc 1985 \ufffdSCAS"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28441\/01270279.pdf?arnumber=1270279","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:45Z","timestamp":1638200385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270279\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,5]]},"references-count":13,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1987,5]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270279","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,5]]}}}