{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:51:12Z","timestamp":1694627472934},"reference-count":18,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1987,5,1]],"date-time":"1987-05-01T00:00:00Z","timestamp":546825600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,5]]},"DOI":"10.1109\/tcad.1987.1270281","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"364-373","source":"Crossref","is-referenced-by-count":1,"title":["A Practical CAD System Application for Full Custom VLSI Microcomputer Chips"],"prefix":"10.1109","volume":"6","author":[{"given":"A.","family":"Kurosawa","sequence":"first","affiliation":[]},{"given":"K.","family":"Yamada","sequence":"additional","affiliation":[]},{"given":"A.","family":"Kishimoto","sequence":"additional","affiliation":[]},{"given":"K.","family":"Mori","sequence":"additional","affiliation":[]},{"given":"N.","family":"Nishiguchi","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"544","article-title":"ADULTS-C: An automatic contact-hole generating system for VLSI symbolic layout","author":"fujioka","year":"1983","journal-title":"Proc 1983 ICCAD"},{"key":"ref11","first-page":"218","article-title":"ADULTS-L: A VLSI layout compactor","author":"nishiguchi","year":"1985","journal-title":"Proc ESSICR 1985"},{"key":"ref12","author":"nishiguchi","year":"1984","journal-title":"VLSI design support system-layout compactor (ADULTS-L)"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(85)90027-6"},{"key":"ref14","article-title":"An electrical rule check system of LSI artwork data: SIMPLE PALMS2, monograph of technical group on design technology of electronics equipment","author":"fujioka","year":"1983","journal-title":"J Inform Proc Soc Japan"},{"key":"ref15","first-page":"143","article-title":"A logic function extraction algorithm for MOS VLSI","author":"kishimoto","year":"1983","journal-title":"Proc 1983 IEEE ICCAD"},{"key":"ref16","first-page":"337","article-title":"Hierarchical interconnect verification with detailed parasitic capacitance","author":"tarolli","year":"1983","journal-title":"20 DAC 1983"},{"key":"ref17","first-page":"732","article-title":"Consistency checking for MOS\/VLSI circuits","author":"chang","year":"1983","journal-title":"20 DAC 1983"},{"key":"ref18","first-page":"3","article-title":"LSI layout verification system using circuit simulation programs","author":"kawanishi","year":"1983","journal-title":"Proc NASECODE 1983"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1016\/0010-4485(78)90115-X"},{"key":"ref3","first-page":"138","article-title":"FLOSS: An approach to automated layout for high-volume designs","author":"cho","year":"1977","journal-title":"Proc 14th DAC 1977"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585636"},{"key":"ref5","first-page":"225","article-title":"Virtual grid S'mbolic Layout","author":"weste","year":"1981","journal-title":"Proc 18th DAC 1981"},{"key":"ref8","article-title":"A 32-bit CMOS VLSI microprocessor with on-chip virtual memory management","author":"yano","year":"1986","journal-title":"ISSCC 1986 Dig Tech Papers"},{"key":"ref7","first-page":"1455","article-title":"A graph theoretical compaction algorithm","author":"yoshimura","year":"1985","journal-title":"Proc 1985 IEEE ISCAS"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585789"},{"key":"ref1","first-page":"15","article-title":"MEGACELLS: Augumenting silicon compilation for ASIC chip design","author":"lipman","year":"1986","journal-title":"Proc 1986 IEEE CICC"},{"key":"ref9","first-page":"229","article-title":"A strategy for introducing CAD into microcomputer design","author":"kurosawa","year":"1985","journal-title":"Proceedings of the 1985 ICC"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28441\/01270281.pdf?arnumber=1270281","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:45Z","timestamp":1638200385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270281\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,5]]},"references-count":18,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1987,5]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270281","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,5]]}}}