{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:51:13Z","timestamp":1694627473130},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1987,5,1]],"date-time":"1987-05-01T00:00:00Z","timestamp":546825600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,5]]},"DOI":"10.1109\/tcad.1987.1270282","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"374-382","source":"Crossref","is-referenced-by-count":1,"title":["Compaction-Based Custom LSI Layout Design Method"],"prefix":"10.1109","volume":"6","author":[{"given":"M.","family":"Ishikawa","sequence":"first","affiliation":[]},{"given":"T.","family":"Matsuda","sequence":"additional","affiliation":[]},{"given":"T.","family":"Yoshimura","sequence":"additional","affiliation":[]},{"given":"S.","family":"Goto","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585356"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62895"},{"key":"ref12","first-page":"1455","article-title":"A graph theoretical compaction algorithm","author":"yoshimura","year":"1985","journal-title":"Proc ISCAS"},{"key":"ref13","first-page":"261","article-title":"Compaction with automatic jog introduction","author":"maley","year":"1985","journal-title":"Proc 1985 Chapel Hill Conf VLSI"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref4","first-page":"474","article-title":"Computer aided layout of LSI circuit building-blocks","author":"hsueh","year":"1979","journal-title":"Proc ISCAS"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/800160.805107"},{"key":"ref6","first-page":"90","article-title":"Two-dimensional compaction strategies","author":"wolf","year":"1983","journal-title":"Proc of ICCAD-83"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585634"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(83)80019-4"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585635"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1269993"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1981.12167"},{"key":"ref9","first-page":"595","article-title":"SLIM?The translation of symbolic layout into mask data","author":"dunlop","year":"1980","journal-title":"Proc 17th Design Automat Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28441\/01270282.pdf?arnumber=1270282","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:45Z","timestamp":1638218385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270282\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,5]]},"references-count":14,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1987,5]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270282","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,5]]}}}