{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,2,4]],"date-time":"2024-02-04T16:21:23Z","timestamp":1707063683347},"reference-count":12,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[1987,5,1]],"date-time":"1987-05-01T00:00:00Z","timestamp":546825600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,5]]},"DOI":"10.1109\/tcad.1987.1270287","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"417-422","source":"Crossref","is-referenced-by-count":13,"title":["A Two-Dimensional Etching Profile Simulator: ESPRIT"],"prefix":"10.1109","volume":"6","author":[{"given":"S.","family":"Yamamoto","sequence":"first","affiliation":[]},{"given":"T.","family":"Kure","sequence":"additional","affiliation":[]},{"given":"M.","family":"Ohgo","sequence":"additional","affiliation":[]},{"given":"T.","family":"Matsuzawa","sequence":"additional","affiliation":[]},{"given":"S.","family":"Tachi","sequence":"additional","affiliation":[]},{"given":"H.","family":"Sunami","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"crossref","first-page":"557","DOI":"10.1109\/IEDM.1981.190144","article-title":"st-cmos (stacked transistors cmos): a double-poly-nmos-compatible cmos technology","author":"colinge","year":"1981","journal-title":"1981 International Electron Devices Meeting"},{"key":"ref3","first-page":"6","article-title":"A buried Giga-ohm resistor (BGR) load static RAM cell","author":"sakai","year":"1984","journal-title":"VLSI Symp Tech Dig"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1002\/pen.760170610"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"717","DOI":"10.1109\/T-ED.1979.19482","article-title":"a general simulator for vlsi lithography and etching processes: part i—application to projection lithography","volume":"26","author":"oldham","year":"1979","journal-title":"IEEE Transactions on Electron Devices"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"368","DOI":"10.1109\/EDL.1986.26403","article-title":"oxidation-induced stress in a locos structure","volume":"7","author":"isomae","year":"1986","journal-title":"IEEE Electron Device Letters"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"718","DOI":"10.1109\/IEDM.1985.191076","article-title":"a three-dimensional dram cell of stacked switching-transistor in soi (sss)","author":"ohkura","year":"1985","journal-title":"1985 International Electron Devices Meeting"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"240","DOI":"10.1109\/IEDM.1984.190691","article-title":"an isolation-merged vertical capacitor cell for large capacity dram","author":"nakajima","year":"1984","journal-title":"1984 International Electron Devices Meeting"},{"key":"ref8","first-page":"114","article-title":"Single crystalline silicon etching characteristics and profile simulation","author":"arikado","year":"1985","journal-title":"Proc Symp Dry Process"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/T-ED.1980.20056"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"574","DOI":"10.1109\/IEDM.1984.190785","article-title":"trench isolation prospects for application in cmos vlsi","author":"rung","year":"1984","journal-title":"1984 International Electron Devices Meeting"},{"key":"ref9","doi-asserted-by":"crossref","DOI":"10.21236\/ADA605808","author":"jewett","year":"1979","journal-title":"A string model etchng algorithm"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"806","DOI":"10.1109\/IEDM.1982.190421","article-title":"a corrugated capacitor cell (ccc) for megabit dynamic mos memories","author":"sunami","year":"1982","journal-title":"1982 International Electron Devices Meeting"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28441\/01270287.pdf?arnumber=1270287","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:45Z","timestamp":1638218385000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270287\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,5]]},"references-count":12,"journal-issue":{"issue":"3","published-print":{"date-parts":[[1987,5]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270287","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,5]]}}}