{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,5]],"date-time":"2024-08-05T18:01:37Z","timestamp":1722880897958},"reference-count":22,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1987,9,1]],"date-time":"1987-09-01T00:00:00Z","timestamp":557452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,9]]},"DOI":"10.1109\/tcad.1987.1270316","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"704-712","source":"Crossref","is-referenced-by-count":96,"title":["Accelerated Fault Simulation and Fault Grading in Combinational Circuits"],"prefix":"10.1109","volume":"6","author":[{"given":"K.J.","family":"Antreich","sequence":"first","affiliation":[]},{"given":"M.H.","family":"Schulz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","article-title":"A fast fault grader: Analysis and applications","author":"brglez","year":"1985","journal-title":"Proc 1985 Int Test Conf"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585651"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585767"},{"key":"ref13","first-page":"189","article-title":"Sampling technique for determining fault coverage in LSI circuits","volume":"v","author":"agrawal","year":"1981","journal-title":"J Digital Syst"},{"key":"ref14","first-page":"355","article-title":"Zur schnellen Fehlersimulation in kombinatorischen Schaltungen","volume":"40","author":"antreich","year":"1986","journal-title":"Arch Elek \ufffdbertragung"},{"key":"ref15","article-title":"Fast fault simulation in combinational circuits","author":"antreich","year":"1986","journal-title":"IEEE Int Conf Computer-Aided Design ICCAD-86"},{"key":"ref16","article-title":"Automatic test pattern generation and fault grading in combinational circuits","author":"schulz","year":"1987","journal-title":"Proc CompEuro 1987"},{"key":"ref17","article-title":"Fast fault simulation for scanbased VLSI logic","author":"antreich","year":"1987","journal-title":"Proc Europ Conf Circuit Theory Design"},{"key":"ref18","article-title":"A neutral netlist of 10 combinational benchmark circuits and a target translator in fortran","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95424-5"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1972.223542"},{"key":"ref3","first-page":"96","article-title":"Fault simulation strategy for combinational logic networks","author":"hong","year":"1978","journal-title":"Proc 8th Int Symp Fault-Tolerant Computing"},{"key":"ref6","first-page":"73","article-title":"Logiksimulation komplexer Schaltungen f\ufffdr sehr gro\ufffde Testl\ufffdngen","author":"k\ufffdppe","year":"1985","journal-title":"NTG-Fachberichte Gro\ufffdintegration"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270284"},{"key":"ref8","first-page":"705","article-title":"Application of testability analysis: From ATPG to critical delay path tracing","author":"brglez","year":"1984","journal-title":"Proc 1984 Int Test Conf"},{"key":"ref7","first-page":"20","article-title":"Fault simulation for structured VLSI","author":"waicukauski","year":"1985","journal-title":"VLSI Syst Design"},{"key":"ref2","first-page":"462","article-title":"A logic design structure for LSI testability","author":"eichelberger","year":"1977","journal-title":"Proc 14th Design Automation Conf"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/MSPEC.1985.6370618"},{"key":"ref9","first-page":"695","article-title":"Accelerated ATPG and fault grading via testability analysis","author":"brglez","year":"1985","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref20","article-title":"Accelerated transition fault simulation","author":"schulz","year":"0","journal-title":"Proc 24th Design Automation Conf"},{"key":"ref22","first-page":"542","article-title":"Transition fault simulation by parallel pattern single fault propagation","author":"waicukauski","year":"1986","journal-title":"Proc 1986 Int Test Conf"},{"key":"ref21","first-page":"530","article-title":"Modeling and simulation of delay faults in CMOS logic circuits","author":"k\ufffdppe","year":"1986","journal-title":"Proc 1986 Int Test Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28443\/01270316.pdf?arnumber=1270316","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:46Z","timestamp":1638218386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270316\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,9]]},"references-count":22,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1987,9]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270316","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,9]]}}}