{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,1]],"date-time":"2025-12-01T15:25:37Z","timestamp":1764602737487},"reference-count":26,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1987,9,1]],"date-time":"1987-09-01T00:00:00Z","timestamp":557452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,9]]},"DOI":"10.1109\/tcad.1987.1270318","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"727-750","source":"Crossref","is-referenced-by-count":275,"title":["Multiple-Valued Minimization for PLA Optimization"],"prefix":"10.1109","volume":"6","author":[{"given":"R.L.","family":"Rudell","sequence":"first","affiliation":[]},{"given":"A.","family":"Sangiovanni-Vincentelli","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","author":"rudell","year":"1983","journal-title":"Multiple-valued Logic Minimization for PLA Synthesis"},{"key":"ref11","author":"de micheli","year":"1983","journal-title":"Computer-aided Synthesis of PLA Based Systems"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270123"},{"key":"ref13","first-page":"293","article-title":"Symbolic minimization of logic functions","author":"de micheli","year":"1985","journal-title":"Proc IEEE Int Conf Computer-Aided Design"},{"key":"ref14","article-title":"An application of multiple-valued logic to a design of programmable logic arrays","author":"sasao","year":"1978","journal-title":"Proc 13th Int Symp on Mult -Val Logic"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1985.1676549"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675861"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009076"},{"key":"ref18","article-title":"Tautology checking algorithms for multiple-valued input binary functions and their application","author":"sasao","year":"1984","journal-title":"Proc 13th Int Symp on Mult -Val Logic"},{"key":"ref19","author":"garey","year":"1979","journal-title":"Computers and Intractability"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676349"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270033"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1269996"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.2307\/2307285"},{"key":"ref7","author":"mah","year":"1984","journal-title":"PANDA A PLA generator for multiple folded PLAs"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1147\/rd.192.0110"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1956.tb03835.x"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1147\/rd.192.0098"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1147\/rd.185.0443"},{"key":"ref22","author":"sasao","year":"0","journal-title":"private communication"},{"key":"ref21","author":"roth","year":"1980","journal-title":"Computer Logic Testing and Validation"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1986.1270191"},{"key":"ref23","year":"1983","journal-title":"\"POP reference manual \" in Berkeley CAD Tools Manual"},{"key":"ref26","first-page":"8","article-title":"Design decisions in SPUR","author":"katz","year":"1986","journal-title":"Computer"},{"key":"ref25","article-title":"Comparison of minimization algorithms for multiple-valued expressions","author":"sasao","year":"1982","journal-title":"DRAFT"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28443\/01270318.pdf?arnumber=1270318","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:46Z","timestamp":1638218386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270318\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,9]]},"references-count":26,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1987,9]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270318","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,9]]}}}