{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:52:20Z","timestamp":1694627540424},"reference-count":27,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1987,9,1]],"date-time":"1987-09-01T00:00:00Z","timestamp":557452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,9]]},"DOI":"10.1109\/tcad.1987.1270320","type":"journal-article","created":{"date-parts":[[2004,4,28]],"date-time":"2004-04-28T20:28:59Z","timestamp":1083184139000},"page":"766-779","source":"Crossref","is-referenced-by-count":8,"title":["Fast Methods for Switch-Level Verification of MOS Circuits"],"prefix":"10.1109","volume":"6","author":[{"given":"D.S.","family":"Reeves","sequence":"first","affiliation":[]},{"given":"M.J.","family":"Irwin","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"172","article-title":"Validating VLSI circuit layout by wirelist comparison","author":"ebeling","year":"1983","journal-title":"Proc Int Conf on Computer-Aided Design"},{"key":"ref11","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref12","first-page":"153","article-title":"A path algebra for switch-level simulation","author":"hajj","year":"1985","journal-title":"Proc ICCAD-85"},{"key":"ref13","first-page":"246","article-title":"Symbolic logic simulation of MOS circuits","author":"hajj","year":"1983","journal-title":"Proc Int Symp on Circuits and Systems"},{"key":"ref14","author":"hanes","year":"1983","journal-title":"Logic design verification using static analysis"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1987.1663537"},{"key":"ref16","first-page":"123","author":"karplus","year":"1986","journal-title":"Advanced Research in VLSI"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809277"},{"key":"ref18","author":"mead","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/37888.37965"},{"key":"ref4","first-page":"419","article-title":"Symbolic verification of MOS circuits","author":"bryant","year":"1985","journal-title":"1985 Chapel Hill Conf on VLSI"},{"key":"ref27","first-page":"350","article-title":"PROTEUS: A logic verification system for combinational circuits","author":"wei","year":"1986","journal-title":"Proc 1986 Int Test Conf"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1984.1676408"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref5","author":"bryant","year":"1986","journal-title":"Papers on a symbolic analyzer for MOS circuits"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600139"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(86)90003-9"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1016\/0004-3702(84)90044-4"},{"key":"ref9","first-page":"752","article-title":"Logic equations for MOS-FET circuits","author":"ditlow","year":"1983","journal-title":"Proc Int Symp on Circuits and Systems"},{"key":"ref1","first-page":"324","article-title":"Logic function extraction for NMOS circuits","author":"apte","year":"1982","journal-title":"Proc ICCC"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/800263.809294"},{"key":"ref22","first-page":"496","article-title":"Functional verification of digital MOS circuits","author":"reeves","year":"1986","journal-title":"Proc ICCAD-86"},{"key":"ref21","author":"reeves","year":"1987","journal-title":"Verifying the functional correctness of digital MOS circuits"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1147\/rd.261.0106"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95432-0_11"},{"key":"ref26","author":"wagner","year":"1977","journal-title":"Hardware Verification"},{"key":"ref25","author":"terman","year":"1983","journal-title":"Simulation tools for digital LSI design"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28443\/01270320.pdf?arnumber=1270320","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T15:39:46Z","timestamp":1638200386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270320\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,9]]},"references-count":27,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1987,9]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270320","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,9]]}}}