{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T17:50:42Z","timestamp":1694627442263},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1987,9,1]],"date-time":"1987-09-01T00:00:00Z","timestamp":557452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,9]]},"DOI":"10.1109\/tcad.1987.1270328","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"848-862","source":"Crossref","is-referenced-by-count":29,"title":["Concurrent Hierarchical Fault Simulation: A Performance Model and Two Optimizations"],"prefix":"10.1109","volume":"6","author":[{"given":"W.A.","family":"Rogers","sequence":"first","affiliation":[]},{"given":"J.F.","family":"Guzolek","sequence":"additional","affiliation":[]},{"given":"J.A.","family":"Abraham","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","first-page":"27","article-title":"A system engineers guide to simulators","author":"werner","year":"1984","journal-title":"VLSI Design"},{"key":"ref32","doi-asserted-by":"crossref","first-page":"374","DOI":"10.1145\/800139.804558","article-title":"High-speed concurrent fault simulation with vectors and scalars","author":"ulrich","year":"1980","journal-title":"Proc Seventeenth Annual Design Automation Conf"},{"key":"ref31","year":"1984","journal-title":"TDL Preprocessor TEGAS Design Language User and Reference Manual"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/MCAS.1979.6323552"},{"key":"ref34","article-title":"Testing of bit-serial multipliers","author":"davis","year":"1985","journal-title":"Proc IEEE Int Conf on Computer-Aided Design"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1980.1675555"},{"key":"ref11","first-page":"378","article-title":"VLSI?The inadequacy of the stuck-at-fault model","author":"nickel","year":"1980","journal-title":"Proc IEEE Test Conf"},{"key":"ref12","first-page":"167","article-title":"Test generation for delay faults using stuck-at-fault test set","author":"liaw","year":"1980","journal-title":"Proc Int Test Conf"},{"key":"ref13","first-page":"97","article-title":"Structured functional level test generation using binary decision diagrams","author":"chang","year":"1986","journal-title":"Proc Int Test Conf"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1972.5009041"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"1286","DOI":"10.1109\/T-C.1971.223129","article-title":"fault equivalence in combinational logic networks","volume":"c 20","author":"mccluskey","year":"1971","journal-title":"IEEE Transactions on Computers"},{"key":"ref16","article-title":"A transistor level fault simulator with waveform information for MOS circuits","author":"shih","year":"1985","journal-title":"Proc Int Conf on Computer-Aided Design"},{"key":"ref17","article-title":"WRAP: An algorithm for hierarchical compression of fault simulation primitives","author":"guzolek","year":"1986","journal-title":"Proc Int Conf on Computer-Aided Design"},{"key":"ref18","author":"waltz","year":"1975","journal-title":"The Psychology of Computer Vision"},{"key":"ref19","first-page":"45","author":"winston","year":"1977","journal-title":"Artificial Intelligence"},{"key":"ref4","first-page":"41","article-title":"General hierarchical automatic layout of custom VLSI circuit masks","volume":"3","author":"preas","year":"1979","journal-title":"Design Automation and Fault-Tolerant Comput"},{"key":"ref28","year":"1979","journal-title":"Unix Programmer s Manual"},{"key":"ref3","doi-asserted-by":"crossref","first-page":"149","DOI":"10.1109\/PROC.1983.12536","article-title":"managing vlsi complexity: an outlook","volume":"71","author":"sequin","year":"1983","journal-title":"Proceedings of the IEEE"},{"key":"ref27","year":"1979","journal-title":"UNIX Programmer's Manual"},{"key":"ref6","author":"genesereth","year":"1981","journal-title":"Diagnosis using hierarchical design models"},{"key":"ref5","doi-asserted-by":"crossref","first-page":"66","DOI":"10.1109\/PROC.1983.12528","article-title":"hierarchical design methodologies and tools for vlsi chips","volume":"71","author":"niessen","year":"1983","journal-title":"Proceedings of the IEEE"},{"key":"ref29","year":"0","journal-title":"SCALD II User's Manual"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1979.1600144"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1982.1269994"},{"key":"ref2","first-page":"189","article-title":"Sampling techniques for determining fault coverage in LSI circuits","volume":"v","author":"agrawal","year":"1981","journal-title":"J Digital Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/320954.320957"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95424-5"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/320599.320634"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1002\/j.1538-7305.1981.tb00318.x"},{"key":"ref21","first-page":"710","article-title":"CHIEFS: A concurrent hierarchical and extensible fault simulator","author":"rogers","year":"1985","journal-title":"Proc Int Test Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1980.1585232"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/T-C.1974.223820"},{"key":"ref26","author":"kernighan","year":"1978","journal-title":"The C Programming Language"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1983.12531"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28443\/01270328.pdf?arnumber=1270328","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:46Z","timestamp":1638218386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270328\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,9]]},"references-count":34,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1987,9]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270328","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,9]]}}}