{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,22]],"date-time":"2025-03-22T08:44:30Z","timestamp":1742633070639},"reference-count":11,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[1987,9,1]],"date-time":"1987-09-01T00:00:00Z","timestamp":557452800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,9]]},"DOI":"10.1109\/tcad.1987.1270333","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"903-910","source":"Crossref","is-referenced-by-count":8,"title":["VLSI Layout Compaction with Grid and Mixed Constraints"],"prefix":"10.1109","volume":"6","author":[{"family":"Jin-Fuw Lee","sequence":"first","affiliation":[]},{"given":"D.T.","family":"Tang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref4","author":"wolf","year":"1984","journal-title":"Two-Dimensional Compaction Strategies"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1986.1586077"},{"key":"ref10","first-page":"92","article-title":"Virtual grid compaction using the most recent layers algorithm","author":"boyer","year":"1983","journal-title":"IEEE ICCAD Dig"},{"key":"ref6","author":"hsueh","year":"1979","journal-title":"Symbolic layout and compaction of integrated circuits"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1147\/rd.285.0572"},{"key":"ref5","author":"lee","year":"1986","journal-title":"A new framework of design rules for compaction of VLSI layouts"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270022"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1983.1585635"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62895"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(83)80019-4"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28443\/01270333.pdf?arnumber=1270333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:46Z","timestamp":1638218386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,9]]},"references-count":11,"journal-issue":{"issue":"5","published-print":{"date-parts":[[1987,9]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270333","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,9]]}}}