{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,10,23]],"date-time":"2023-10-23T08:57:03Z","timestamp":1698051423903},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1987,11,1]],"date-time":"1987-11-01T00:00:00Z","timestamp":562723200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,11]]},"DOI":"10.1109\/tcad.1987.1270340","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"992-1005","source":"Crossref","is-referenced-by-count":14,"title":["Switch-Electrical Segmented Waveform Relaxation for Digital MOS VLSI and Its Acceleration on Parallel Computers"],"prefix":"10.1109","volume":"6","author":[{"given":"D.","family":"Dumlugol","sequence":"first","affiliation":[]},{"given":"P.","family":"Odent","sequence":"additional","affiliation":[]},{"given":"J.P.","family":"Cockx","sequence":"additional","affiliation":[]},{"given":"H.J.","family":"De Man","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1016\/0038-1101(80)90008-8"},{"key":"ref32","first-page":"5","article-title":"Mixed-mode analysis and simulation techniques for top-down MOS VLSI design","author":"de man","year":"1981","journal-title":"Proc Europ Conf Circuit Theory Design"},{"key":"ref31","first-page":"113","author":"de man","year":"1981","journal-title":"Mixed-Mode Circuit Simulation Techniques and Their Implementation in DIANA"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1978.1051048"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"1264","DOI":"10.1109\/PROC.1981.12166","article-title":"a survey of third-generation simulation techniques","volume":"69","author":"hachtel","year":"1981","journal-title":"Proceedings of the IEEE"},{"key":"ref35","first-page":"356","article-title":"DIANA: A mixed-mode simulator with a hardware description language for hierarchical design of VLSI","author":"reynaert","year":"1980","journal-title":"Proc ICCC 80 IEEE"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084694"},{"key":"ref10","article-title":"The waveform relaxation method for large scale circuit analysis","author":"carlin","year":"1983","journal-title":"ECCTD"},{"key":"ref11","first-page":"701","article-title":"On partitioning for waveform relaxation time-domain analysis of VLSI circuits","author":"carlin","year":"1984","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1984.1270089"},{"key":"ref13","first-page":"507","article-title":"A large scale MOSFET circuit analyzer based on waveform relaxation","author":"beetem","year":"1984","journal-title":"IEEE Int Conf Computer Design ICCD"},{"key":"ref14","first-page":"221","article-title":"Partitioning algorithms and parallel implementations of waveform relaxation algorithms for circuit simulation","author":"white","year":"1985","journal-title":"Proc ISCAS 95 IEEE Int Symp Circuits Syst"},{"key":"ref15","first-page":"5","article-title":"Accelerating relaxation algorithms for circuit simulation using waveform newton, iterative step size refinement and parallel techniques","author":"white","year":"1985","journal-title":"Proc ISCAS 95 IEEE Int Symp Circuits Syst"},{"key":"ref16","article-title":"A new robust relaxation technique for VLSI circuit simulation","author":"mokari-bolhassan","year":"1985","journal-title":"IEEE Proc Int Conf on Comp -Aided Design ICCAD"},{"key":"ref17","first-page":"46","article-title":"An algorithm for MOS logic simulation","author":"bryant","year":"1980","journal-title":"Lambda"},{"key":"ref18","first-page":"1035","article-title":"MOSTAP: An MOS circuit simulator for LSI circuits","author":"tanabe","year":"1980","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref19","first-page":"429","article-title":"Guided mixed-mode circuit-timing simulation based on dynamical decomposition","author":"de man","year":"1983","journal-title":"Proc Eur Conf Circuit Theory and Design"},{"key":"ref28","article-title":"NP-CMOS: A racefree-dynamic CMOS technology for pipelined logic structures","author":"goncalves","year":"1982","journal-title":"1982 ESSCIRC Digest of Tech Papers"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4613-0695-5_4"},{"key":"ref27","author":"newton","year":"1978","journal-title":"The simulation of large-scale integrated circuits"},{"key":"ref3","author":"kleckner","year":"1984","journal-title":"Advanced Mixed-mode Simulation Techniques"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"131","DOI":"10.1109\/TCAD.1982.1270004","article-title":"The waveform relaxation method for the time-domain analysis of large scale integrated circuits","volume":"cad 1","author":"lelarasmee","year":"1982","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref29","author":"reynaert","year":"1983","journal-title":"Event-driven circuit simulation of digital very large scale integrated circuits"},{"key":"ref5","first-page":"700","article-title":"MOTIS-C: A new circuit simulator for MOS LSI circuits","author":"fan","year":"1977","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref8","first-page":"396","article-title":"Robustness aspects of an adaptive waveform relaxation scheme","author":"odeh","year":"1983","journal-title":"IEEE Proc Int Conf on Comp Design ICCD"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1982.1585570"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1985.1270126"},{"key":"ref9","article-title":"Relax-2: A new waveform relaxation approach for the analysis of LSI MOS circuits","author":"white","year":"1983","journal-title":"Proc IEEE Int Symp Circuits Syst"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1137\/0201010"},{"key":"ref20","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program to simulate semiconductor circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1975.1084003"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"628","DOI":"10.1109\/TCT.1973.1083755","article-title":"Algorithms for ASTAP?A network analysis program","volume":"ct 20","author":"weeks","year":"1973","journal-title":"IEEE Trans Circuit Theory"},{"key":"ref24","first-page":"1069","article-title":"Segmented waveform relaxation algorithms for large scale circuit simulation","author":"dumlugol","year":"1985","journal-title":"Proc ISCAS85"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1982.1085127"},{"key":"ref26","author":"dumlugol","year":"1986","journal-title":"The segmented waveform relaxation method for mixed-mode simulation of digital MOS VLSI circuits"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270036"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28444\/01270340.pdf?arnumber=1270340","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:46Z","timestamp":1638218386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270340\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,11]]},"references-count":36,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1987,11]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270340","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,11]]}}}