{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,30]],"date-time":"2025-03-30T06:04:27Z","timestamp":1743314667175},"reference-count":21,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1987,11,1]],"date-time":"1987-11-01T00:00:00Z","timestamp":562723200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,11]]},"DOI":"10.1109\/tcad.1987.1270346","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"1053-1061","source":"Crossref","is-referenced-by-count":8,"title":["Charge-Sharing Models for Switch-Level Simulation"],"prefix":"10.1109","volume":"6","author":[{"family":"Chorng-Yeong Chu","sequence":"first","affiliation":[]},{"given":"M.A.","family":"Horowitz","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"30","article-title":"A 32b microprocessor with on-chip 2K byte instruction cache","author":"horowitz","year":"1987","journal-title":"IEEE Int Solid-State Circuits Conf"},{"key":"ref11","author":"jouppi","year":"1984","journal-title":"Timing verification and performance improvement of MOS VLSI designs"},{"key":"ref12","author":"lin","year":"1984","journal-title":"A Hierarchical Timing Simulation Model for Digital Integrated Circuits and Systems"},{"key":"ref13","author":"nagel","year":"1975","journal-title":"SPICE2 A computer program to simulate semiconductor circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-95432-0_5"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585417"},{"key":"ref16","author":"przybylski","year":"1984","journal-title":"The Implementation of MIPS"},{"key":"ref17","first-page":"616","article-title":"AUTODELAY: A program for automatic calculation of delay in LSI\/VLSI chips","author":"putatunda","year":"1982","journal-title":"I9th ACM\/IEEE Design Automat Conf"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1983.1270037"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585445"},{"key":"ref4","first-page":"182","article-title":"Switch level timing simulation","author":"dewilde","year":"1985","journal-title":"IEEE Int Conf Computer-Aided Design"},{"key":"ref3","first-page":"137","article-title":"Full-chip RC routing extraction and delay analysis","author":"chang","year":"1987","journal-title":"IEEE Custom Integrated Circuits Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1063\/1.1697872"},{"key":"ref5","first-page":"200","article-title":"A logic simulation technique for gate\/transistor level circuits with precise delay estimation","author":"eguchi","year":"1984","journal-title":"IEEE Int Conf Computer-Aided Design"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1981.1585364"},{"key":"ref7","author":"hill","year":"1980","journal-title":"Language and environment for multi-level simulation"},{"key":"ref2","author":"bryant","year":"1981","journal-title":"A Switch-Level Simulation Model for Integrated Logic Circuits"},{"key":"ref1","doi-asserted-by":"crossref","DOI":"10.21236\/ADA444290","author":"bryant","year":"1983","journal-title":"A Switch-Level Model and Simulator for MOS Digital Systems"},{"key":"ref9","author":"horowitz","year":"1983","journal-title":"Timing models for MOS circuits"},{"key":"ref20","author":"terman","year":"1983","journal-title":"Simulation tools for digital LSI design"},{"key":"ref21","doi-asserted-by":"crossref","first-page":"628","DOI":"10.1109\/TCT.1973.1083755","article-title":"Algorithms for ASTAP?A network analysis program","volume":"ct 20","author":"weeks","year":"1973","journal-title":"IEEE Trans Circuit Theory"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28444\/01270346.pdf?arnumber=1270346","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:46Z","timestamp":1638218386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270346\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,11]]},"references-count":21,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1987,11]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270346","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,11]]}}}