{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,14]],"date-time":"2026-02-14T10:45:09Z","timestamp":1771065909366,"version":"3.50.1"},"reference-count":20,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[1987,11,1]],"date-time":"1987-11-01T00:00:00Z","timestamp":562723200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[1987,11]]},"DOI":"10.1109\/tcad.1987.1270347","type":"journal-article","created":{"date-parts":[[2004,4,29]],"date-time":"2004-04-29T00:28:59Z","timestamp":1083198539000},"page":"1062-1081","source":"Crossref","is-referenced-by-count":811,"title":["MIS: A Multiple-Level Logic Optimization System"],"prefix":"10.1109","volume":"6","author":[{"given":"R.K.","family":"Brayton","sequence":"first","affiliation":[]},{"given":"R.","family":"Rudell","sequence":"additional","affiliation":[]},{"given":"A.","family":"Sangiovanni-Vincentelli","sequence":"additional","affiliation":[]},{"given":"A.R.","family":"Wang","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1147\/rd.285.0537"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1985.294719"},{"key":"ref12","year":"1985","journal-title":"VAX DECSIM Reference Manual"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1984.1585812"},{"key":"ref14","year":"1986","journal-title":"N 2 ISP' Reference Manual"},{"key":"ref15","first-page":"24","article-title":"Data management and graphics editing in the Berkeley design environment","author":"harrison","year":"1986","journal-title":"Proc IEEE Int Conf on CAD (ICCAD)"},{"key":"ref16","author":"hofmann","year":"1985","journal-title":"Automated synthesis of multi-level combinational logic in cmos technology"},{"key":"ref17","first-page":"356","article-title":"An automatic logic synthesizer for integrated VLSI design system","author":"hoshino","year":"1984","journal-title":"Proc Cust Int Circ Conf (ClCC-84)"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/321229.321232"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/MC.1982.1654133"},{"key":"ref4","first-page":"23","article-title":"Synthesis and optimization of multistage logic","author":"brayton","year":"1984","journal-title":"Proc Int Conf on Comp Des (lCCD-84)"},{"key":"ref3","first-page":"49","article-title":"The decomposition and facorization of Boolean expressions","author":"brayton","year":"1982","journal-title":"Proc Int Symp Circ Syst (IS-CAS-82)"},{"key":"ref6","article-title":"The Yorktown silicon compiler","author":"brayton","year":"1985","journal-title":"Proc Int Symp Circ Syst (ISCAS-85)"},{"key":"ref5","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-2821-6","author":"brayton","year":"1984","journal-title":"Logic Minimization Algorithms for VLSI Synthesis"},{"key":"ref8","article-title":"Multiple-level logic optimization and the rectangular covering problem","author":"brayton","year":"0","journal-title":"ICC 87"},{"key":"ref7","first-page":"356","article-title":"Multiple-level logic optimization system","author":"brayton","year":"1986","journal-title":"Proc IEEE Inf Conf on CAD (ICCAD)"},{"key":"ref2","first-page":"552","article-title":"Multiple-level minimization using implicit don't-cares","author":"bartlett","year":"1986","journal-title":"Proc Int Conf Comp Des (ICCD-86)"},{"key":"ref1","article-title":"The decomposition of switching functions","author":"ashenhurst","year":"1957","journal-title":"Proc Int Symp on the Theory of Switching"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1147\/rd.254.0272"},{"key":"ref20","first-page":"8","article-title":"Design decisions in SPUR","author":"patterson","year":"1986","journal-title":"IEEE Computer"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/28444\/01270347.pdf?arnumber=1270347","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:46Z","timestamp":1638218386000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1270347\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[1987,11]]},"references-count":20,"journal-issue":{"issue":"6","published-print":{"date-parts":[[1987,11]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.1987.1270347","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[1987,11]]}}}