{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,6]],"date-time":"2026-04-06T05:51:13Z","timestamp":1775454673775,"version":"3.50.1"},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"6","license":[{"start":{"date-parts":[[2002,6,1]],"date-time":"2002-06-01T00:00:00Z","timestamp":1022889600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2002,6]]},"DOI":"10.1109\/tcad.2002.1004311","type":"journal-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T19:41:04Z","timestamp":1036698064000},"page":"674-684","source":"Crossref","is-referenced-by-count":30,"title":["A new FPGA detailed routing approach via search-based Boolean satisfiability"],"prefix":"10.1109","volume":"21","author":[{"family":"Gi-Joon Nam","sequence":"first","affiliation":[]},{"given":"K.A.","family":"Sakallah","sequence":"additional","affiliation":[]},{"given":"R.A.","family":"Rutenbar","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1995.527391"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-63465-7_226"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/62882.62896"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.127623"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-3572-0"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1986.1676819"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/136035.136043"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/157485.164915"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/321033.321034"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/37888.38004"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1990.114919"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/800158.805069"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/267665.267682"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1036\/1097-8542.803050"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.703831"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.62733"},{"key":"ref19","first-page":"169","article-title":"ALTOR: An automatic standard cell layout program","volume-title":"Canadian Conf. Very Large Scale Integration","author":"Rose"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/275107.275134"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/43.720317"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/92.678873"},{"key":"ref24","article-title":"Architectures and algorithms for field-programmable gate arrays with embedded memories","author":"Wilton","year":"1997"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250011"},{"key":"ref26","volume-title":"The Programmable Gate Array Data Book","year":"1993"},{"key":"ref27","volume-title":"SEGA FPGA Routing Tool website","author":"Lemieux"},{"key":"ref28","volume-title":"FPGA Place-and-Route Challenge website","author":"Betz"},{"key":"ref29","volume-title":"CPLEX Optimization Tool website"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/21685\/01004311.pdf?arnumber=1004311","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,4,20]],"date-time":"2025-04-20T04:28:18Z","timestamp":1745123298000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1004311\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,6]]},"references-count":28,"journal-issue":{"issue":"6","published-print":{"date-parts":[[2002,6]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.2002.1004311","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2002,6]]}}}