{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,19]],"date-time":"2026-06-19T16:14:38Z","timestamp":1781885678065,"version":"3.54.5"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2002,7,1]],"date-time":"2002-07-01T00:00:00Z","timestamp":1025481600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2002,7]]},"DOI":"10.1109\/tcad.2002.1013891","type":"journal-article","created":{"date-parts":[[2002,11,7]],"date-time":"2002-11-07T19:41:04Z","timestamp":1036698064000},"page":"777-790","source":"Crossref","is-referenced-by-count":109,"title":["Pattern routing: use and theory for increasing predictability and avoiding coupling"],"prefix":"10.1109","volume":"21","author":[{"given":"R.","family":"Kastner","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"E.","family":"Bozorgzadeh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Sarrafzadeh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/43.848090"},{"key":"ref38","article-title":"DUNE: A multi-layer gridless routing system with wire planning","author":"cong","year":"2000","journal-title":"Proc Int Symp Physical Design"},{"key":"ref33","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1145\/127601.127678","article-title":"Benchmarks for layout synthesis - evolution and current status","author":"kozminski","year":"1991","journal-title":"28th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629885"},{"key":"ref31","first-page":"566","article-title":"Layout techniques for minimizing on-chip interconnect self-inductance","author":"massoud","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1998.706888"},{"key":"ref37","article-title":"A heuristic planar routing algorithm for high performance single-layer layout","author":"lin","year":"2000","journal-title":"Manuscript"},{"key":"ref36","article-title":"Single-layer global routing","author":"liao","year":"1994","journal-title":"IEEE Trans Computer-Aided Design"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369742"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/299996.300079"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.494705"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1137\/0205048"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1016\/0167-9260(95)00011-3"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569714"},{"key":"ref13","article-title":"Cross point assignment with global rerouting for general-architecture designs","author":"chaudhary","year":"1993","journal-title":"Proc IEEE Int Conf Computer-Aided Design"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"378","DOI":"10.1109\/DAC.1998.724501","article-title":"Timing and crosstalk driven area routing","author":"hsiao-ping tseng","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref15","doi-asserted-by":"crossref","first-page":"374","DOI":"10.1145\/277044.277147","article-title":"Global routing with crosstalk constraints","author":"zhou","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ASIC.2000.880770"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896459"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/369691.369711"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"161","DOI":"10.1145\/74382.74410","article-title":"a new approach to the rectilinear steiner tree problem","author":"ho","year":"1989","journal-title":"26th ACM\/IEEE Design Automation Conference"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9260(96)00008-9"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4684-2001-2_9"},{"key":"ref27","author":"bakoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref3","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-322-92106-2","author":"lengauer","year":"1990","journal-title":"Combinatorial Algorithms for Integrated Circuit Layout"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112223"},{"key":"ref29","doi-asserted-by":"crossref","DOI":"10.1109\/ICCAD.1997.643579","article-title":"Interconnect design for deep submicron IC's","author":"cong","year":"1997","journal-title":"Proc IEEE Int Conf Computer-Aided Design"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEC.1961.5219222"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIT.1998.689191"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"94","DOI":"10.1145\/277044.277062","article-title":"Design methodologies for noise in digital integrated circuits","author":"shepard","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2219-2"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1996.569717"},{"key":"ref1","author":"sarrafzadeh","year":"1996","journal-title":"An Introduction to VLSI Physical Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378462"},{"key":"ref45","author":"ramani","year":"2002","journal-title":"The FMSAT satisfiability Solver Hypergraph partitioning meets Boolean satisfiability"},{"key":"ref22","article-title":"DRAGON: Fast standard-cell placement for large circuits","author":"wang","year":"2000","journal-title":"Proc IEEE Int Conf Computer-Aided Design"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(82)90016-5"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1016\/0196-6774(86)90006-4"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337769"},{"key":"ref41","author":"garey","year":"1979","journal-title":"Computers and Intractability A Guide to the Theory of NP-Completeness"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270260"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.759720"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/332357.332364"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/274535.274546"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.828553"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"language":"en","link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/21835\/01013891.pdf?arnumber=1013891","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:39:48Z","timestamp":1638218388000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/1013891\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2002,7]]},"references-count":45,"journal-issue":{"issue":"7","published-print":{"date-parts":[[2002,7]]}},"URL":"https:\/\/doi.org\/10.1109\/tcad.2002.1013891","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2002,7]]}}}