{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,1,30]],"date-time":"2025-01-30T06:13:39Z","timestamp":1738217619095,"version":"3.34.0"},"reference-count":0,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2007,5,1]],"date-time":"2007-05-01T00:00:00Z","timestamp":1177977600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2007,5,1]],"date-time":"2007-05-01T00:00:00Z","timestamp":1177977600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,5,1]],"date-time":"2007-05-01T00:00:00Z","timestamp":1177977600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2007,5]]},"DOI":"10.1109\/tcad.2007.8361581","type":"journal-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T20:22:51Z","timestamp":1584130971000},"page":"872-880","source":"Crossref","is-referenced-by-count":1,"title":["Wire sizing for non-tree topology"],"prefix":"10.1109","volume":"26","author":[{"given":"Zhuo","family":"Li","sequence":"first","affiliation":[{"name":"IBM Austin Research Laboratory, Austin, TX 78758 USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ying","family":"Zhou","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Weiping","family":"Shi","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering, Texas A&M University, College Station, TX 77843 USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/4193559\/08361581.pdf?arnumber=8361581","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,1,29]],"date-time":"2025-01-29T18:54:59Z","timestamp":1738176899000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8361581\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5]]},"references-count":0,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2007.8361581","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"type":"print","value":"0278-0070"},{"type":"electronic","value":"1937-4151"}],"subject":[],"published":{"date-parts":[[2007,5]]}}}