{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,6]],"date-time":"2025-12-06T16:45:07Z","timestamp":1765039507668},"reference-count":0,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2007,5,1]],"date-time":"2007-05-01T00:00:00Z","timestamp":1177977600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2007,5,1]],"date-time":"2007-05-01T00:00:00Z","timestamp":1177977600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2007,5,1]],"date-time":"2007-05-01T00:00:00Z","timestamp":1177977600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2007,5]]},"DOI":"10.1109\/tcad.2007.8361582","type":"journal-article","created":{"date-parts":[[2020,3,13]],"date-time":"2020-03-13T20:22:51Z","timestamp":1584130971000},"page":"881-895","source":"Crossref","is-referenced-by-count":1,"title":["Two-stage newton\u2013raphson method for transistor-level simulation"],"prefix":"10.1109","volume":"26","author":[{"given":"Zhengyong","family":"Zhu","sequence":"first","affiliation":[{"name":"Synopsys Inc., Mountain View, CA 94043 USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"He","family":"Peng","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of California at San Diego, La Jolla, CA 92093 USA."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chung-Kuan","family":"Cheng","sequence":"additional","affiliation":[{"name":"Department of Computer Science and Engineering, University of California at San Diego, La Jolla, CA 92093 USA."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Khosro","family":"Rouz","sequence":"additional","affiliation":[{"name":"Fastrack Design, Inc., San Jose, CA 95112 USA."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Manjit","family":"Borah","sequence":"additional","affiliation":[{"name":"Fastrack Design, Inc., San Jose, CA 95112 USA."}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Ernest S.","family":"Kuh","sequence":"additional","affiliation":[{"name":"Department of Electrical Engineering and Computer Sciences, University of California, Berkeley, CA 94720 USA."}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx7\/43\/4193559\/08361582.pdf?arnumber=8361582","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,2,20]],"date-time":"2024-02-20T18:51:45Z","timestamp":1708455105000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/8361582\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2007,5]]},"references-count":0,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2007.8361582","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2007,5]]}}}