{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,12,31]],"date-time":"2025-12-31T12:20:37Z","timestamp":1767183637679,"version":"3.35.0"},"reference-count":36,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2008,10,1]],"date-time":"2008-10-01T00:00:00Z","timestamp":1222819200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2008,10]]},"DOI":"10.1109\/tcad.2008.2003288","type":"journal-article","created":{"date-parts":[[2008,9,24]],"date-time":"2008-09-24T17:54:34Z","timestamp":1222278874000},"page":"1891-1901","source":"Crossref","is-referenced-by-count":10,"title":["Design-Specific Optimization Considering Supply and Threshold Voltage Variations"],"prefix":"10.1109","volume":"27","author":[{"given":"K.","family":"Haghdad","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"journal-title":"Calibre LFD Litho-Friendly Design","year":"0","key":"ref33"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.5"},{"journal-title":"BSIM4 MOSFET model-user manual","year":"0","author":"xi","key":"ref31"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1002\/cta.173"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"25","DOI":"10.1109\/LPE.2000.155248","article-title":"robust ultra-low power sub-threshold dtmos logic","author":"soeleman","year":"2000","journal-title":"ISLPED 00 the 2000 International Symposium on Low Power Electronics and Design (Cat No 00TH8514) LPE-00"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/381677.381701"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/EDSSC.2003.1283533"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996801"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883926"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.98"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2000.835145"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/313817.313908"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2005.1496666"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2002.804706"},{"journal-title":"Digital Integrated Circuits A Design Perspective","year":"1996","author":"rabaey","key":"ref17"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2007.911350"},{"journal-title":"Intel's Transistor Technology Breakthrough Represents Biggest Change to Computer Chips in 40 Years","year":"2007","key":"ref19"},{"key":"ref28","article-title":"leakage issues in ic design: trends, estimation and avoidance","author":"devgan","year":"2003","journal-title":"Proc ICCAD"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998265"},{"key":"ref27","doi-asserted-by":"crossref","first-page":"156","DOI":"10.1145\/1013235.1013278","article-title":"a probabilistic framework to estimate full-chip subthreshold leakage power distribution considering within-die and die-to-die p-t-v variations","author":"zhang","year":"2004","journal-title":"Proc ISLPED"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337785"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2001.929731"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1016\/0022-1694(80)90036-0"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945402"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2005.90"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.881202"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"journal-title":"International Technology Roadmap for Semiconductors (ITRS)","year":"0","key":"ref1"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1088\/0268-1242\/12\/11\/004"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996718"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231847"},{"journal-title":"CMOS VLSI Design A Circuit and System Perspective","year":"2004","author":"weste","key":"ref24"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1165573.1165647"},{"key":"ref26","first-page":"727","article-title":"full chip thermal analysis of planar (2-d) and vertically integrated (3-d) high performance ics","author":"im","year":"2000","journal-title":"IEDM Tech Dig"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903261"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4627531\/04627547.pdf?arnumber=4627547","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,1]],"date-time":"2025-02-01T02:15:39Z","timestamp":1738376139000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4627547\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,10]]},"references-count":36,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2003288","relation":{},"ISSN":["0278-0070"],"issn-type":[{"type":"print","value":"0278-0070"}],"subject":[],"published":{"date-parts":[[2008,10]]}}}