{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T19:10:01Z","timestamp":1719342601545},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/tcad.2008.2006084","type":"journal-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T18:53:47Z","timestamp":1224701627000},"page":"1956-1968","source":"Crossref","is-referenced-by-count":1,"title":["Skewed Flip-Flop and Mixed-$V_{t}$ Gates for Minimizing Leakage in Sequential Circuits"],"prefix":"10.1109","volume":"27","author":[{"given":"Jun","family":"Seomun","sequence":"first","affiliation":[{"name":"Dept. of Electr. Eng., KAIST, Daejeon"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jae-Hyun","family":"Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Youngsoo","family":"Shin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379043"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012594"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.11"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065716"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1989.36234"},{"key":"ref34","first-page":"773","article-title":"Statistical optimization of leakage power considering process variations using dual-Vth and sizing","author":"srivastava","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2002.994881"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229186"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594746"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.98"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/277044.277179"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144313"},{"key":"ref16","doi-asserted-by":"crossref","first-page":"139","DOI":"10.1145\/313817.313900","article-title":"Low power synthesis of dual threshold voltage CMOS VLSI circuits","author":"sundararajan","year":"1999","journal-title":"Proceedings 1999 International Symposium on Low Power Electronics and Design (Cat No 99TH8477) LPE"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012674"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167561"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775881"},{"key":"ref28","author":"sentovich","year":"1992","journal-title":"SIS A system for sequential circuit synthesis"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/4.871328"},{"key":"ref27","year":"0"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852696"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2002.1029603"},{"key":"ref29","year":"2007","journal-title":"Design for Manufacturability and Yield for Nano-Scale CMOS"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358061"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1996.542322"},{"key":"ref7","first-page":"400","article-title":"zigzag super cut-off cmos (zsccmos) block activation with self-adaptive voltage level controller: an alternative to clock-gating scheme in leakage dominant era","author":"min","year":"2003","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.832930"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2007.373605"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/4.668997"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20030980"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/4.364440"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.857313"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808595"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852648"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2006.885041"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4655545\/04655551.pdf?arnumber=4655551","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,6,25]],"date-time":"2024-06-25T18:39:27Z","timestamp":1719340767000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/4655551\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":35,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2006084","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2008,11]]}}}