{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,4]],"date-time":"2024-07-04T23:36:55Z","timestamp":1720136215513},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/tcad.2008.2006096","type":"journal-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T18:53:47Z","timestamp":1224701627000},"page":"1983-1995","source":"Crossref","is-referenced-by-count":36,"title":["A Statistical Design-Oriented Delay Variation Model Accounting for Within-Die Variations"],"prefix":"10.1109","volume":"27","author":[{"given":"Mohamed H.","family":"Abu-Rahma","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Mohab","family":"Anis","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2006.1648685"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/4.982424"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/92.645062"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.52187"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.852164"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065752"},{"key":"ref14","first-page":"5934","article-title":"approach for physical design in sub-100 nm era","author":"masuda","year":"2005","journal-title":"Proc IEEE ISCAS"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996588"},{"key":"ref16","author":"taur","year":"1998","journal-title":"Fundamentals of Modern VLSI Devices"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1997.650512"},{"key":"ref18","author":"razavi","year":"2000","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref19","author":"cheng","year":"1999","journal-title":"MOSFET Modeling and BSIM User Guide"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1998.746503"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568738"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/4.736655"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ESSDER.2004.1356522"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193915"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1201\/9781420036503"},{"key":"ref5","article-title":"the international technology roadmap for semiconductors","year":"0","journal-title":"ITRS Website"},{"key":"ref8","author":"sapatnekar","year":"2004","journal-title":"Timing"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/5.915374"},{"key":"ref9","author":"srivastava","year":"2005","journal-title":"Statistical Analysis and Optimization for VLSI Timing and Power (Series on Integrated Circuits and Systems)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/16.333844"},{"key":"ref20","author":"croon","year":"2005","journal-title":"Matching Properties of Deep Sub-Micron MOS Transistors"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.848021"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2006.1696029"},{"key":"ref24","author":"weste","year":"2004","journal-title":"CMOS VLSI Design A Circuits and Systems Perspective"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233512"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.1987.1270271"},{"key":"ref25","doi-asserted-by":"crossref","DOI":"10.1109\/9780470547182","author":"liu","year":"2001","journal-title":"MOSFET Modeling for SPICE Simulation Including BSIM3v3 and BSIM4"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4655545\/04655553.pdf?arnumber=4655553","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:14Z","timestamp":1638218414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4655553\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":31,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2006096","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2008,11]]}}}