{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:38:15Z","timestamp":1694633895255},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"11","license":[{"start":{"date-parts":[[2008,11,1]],"date-time":"2008-11-01T00:00:00Z","timestamp":1225497600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2008,11]]},"DOI":"10.1109\/tcad.2008.2006097","type":"journal-article","created":{"date-parts":[[2008,10,22]],"date-time":"2008-10-22T18:53:47Z","timestamp":1224701627000},"page":"2027-2038","source":"Crossref","is-referenced-by-count":2,"title":["Presynthesis Area Estimation of Reconfigurable Streaming Accelerators"],"prefix":"10.1109","volume":"27","author":[{"given":"Seda Ogrenci","family":"Memik","sequence":"first","affiliation":[]},{"given":"Nikolaos","family":"Bellas","sequence":"additional","affiliation":[]},{"given":"Somsubhra","family":"Mondal","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.240075"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/988952.988992"},{"key":"ref12","first-page":"239","article-title":"fast area estimation to support compiler optimizations in fpga-based reconfigurable systems","author":"kulkarni","year":"2002","journal-title":"Proc Int Symp Field Programmable Custom Comput Mach"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311320"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/234860.234866"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998400"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.862742"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2006.1639437"},{"key":"ref6","first-page":"141","article-title":"the reconfigurable streaming vector processor (rsvp)","author":"ciricescu","year":"2003","journal-title":"Proc Int Conf Microarchitecture"},{"key":"ref5","first-page":"129","article-title":"an area estimation methodology for fpga based designs at system-c level","author":"brandolese","year":"2004","journal-title":"Proc Des Autom Conf"},{"key":"ref8","first-page":"525","article-title":"high-level area and performance estimation of hardware building blocks on fpgas","author":"enzler","year":"2000","journal-title":"Proc Intl Conf Field Programmable Logic and Appl"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1023\/A:1008191708726"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2006.69"},{"key":"ref1","article-title":"architectures, languages, and compilers for the streaming domain","author":"amarasinghe","year":"2003","journal-title":"Tutorial Int Conf Parallel Architectures Compilation Tech"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ICEEC.2004.1374375"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4655545\/04655563.pdf?arnumber=4655563","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:14Z","timestamp":1638218414000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4655563\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,11]]},"references-count":15,"journal-issue":{"issue":"11"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2006097","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2008,11]]}}}