{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,29]],"date-time":"2026-03-29T16:13:34Z","timestamp":1774800814863,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"12","license":[{"start":{"date-parts":[[2008,12,1]],"date-time":"2008-12-01T00:00:00Z","timestamp":1228089600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2008,12]]},"DOI":"10.1109\/tcad.2008.2006143","type":"journal-article","created":{"date-parts":[[2008,11,25]],"date-time":"2008-11-25T16:20:22Z","timestamp":1227630022000},"page":"2209-2222","source":"Crossref","is-referenced-by-count":127,"title":["The Sizing Rules Method for CMOS and Bipolar Analog Integrated Circuit Synthesis"],"prefix":"10.1109","volume":"27","author":[{"given":"Tobias","family":"Massier","sequence":"first","affiliation":[]},{"given":"Helmut","family":"Graeb","sequence":"additional","affiliation":[]},{"given":"Ulf","family":"Schlichtmann","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref39","year":"1999","journal-title":"OMG Unified Modeling Language Specification"},{"key":"ref38","author":"mattson","year":"1993","journal-title":"Discrete Mathematics with Applications"},{"key":"ref33","author":"johns","year":"1997","journal-title":"Analog Integrated Circuit Design"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2008.4484676"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968645"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804109"},{"key":"ref37","author":"allen","year":"1987","journal-title":"CMOS Analog Circuit Design"},{"key":"ref36","author":"gray","year":"1993","journal-title":"Analysis and Design of Analog Integrated Circuits"},{"key":"ref35","author":"ismail","year":"1994","journal-title":"Electrical and Computer Engineering"},{"key":"ref34","author":"laker","year":"1994","journal-title":"Design of Analog Integrated Circuits and Systems"},{"key":"ref10","author":"spence","year":"1988","journal-title":"Tolerance Design of Electronic Circuits"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1968.1049902"},{"key":"ref11","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4613-1521-6","author":"director","year":"1990","journal-title":"VLSI Design for Manufacturing Yield Enhancement"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.251150"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-2225-6"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/43.905671"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1002\/cta.4490230403"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/4.102664"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/43.489099"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5565-0"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/43.273749"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.905672"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/43.177403"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.805722"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.46777"},{"key":"ref6","first-page":"333","volume":"3","author":"lightner","year":"1987","journal-title":"Circuit Analysis Simulation and Design"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761142"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/PROC.1981.12170"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1977.1084353"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.3185"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1982.1085115"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052861"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/ICECS.1998.814836"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/43.372370"},{"key":"ref45","year":"2007","journal-title":"MunEDA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144281"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806606"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1989.572629"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/43.856971"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1986.1052648"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144283"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1987.1052729"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2000.852720"},{"key":"ref43","author":"jaeger","year":"2004","journal-title":"Microelectronic Circuit Design"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.848091"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4670057\/04670074.pdf?arnumber=4670074","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:15Z","timestamp":1638218415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4670074\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2008,12]]},"references-count":46,"journal-issue":{"issue":"12"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2006143","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2008,12]]}}}