{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T00:27:18Z","timestamp":1761611238234},"reference-count":29,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/tcad.2008.2009139","type":"journal-article","created":{"date-parts":[[2008,12,22]],"date-time":"2008-12-22T21:28:34Z","timestamp":1229981314000},"page":"74-86","source":"Crossref","is-referenced-by-count":66,"title":["Signature-Based SER Analysis and Design of Logic Circuits"],"prefix":"10.1109","volume":"28","author":[{"given":"Smita","family":"Krishnaswamy","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Stephen M.","family":"Plaza","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Igor L.","family":"Markov","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"John P.","family":"Hayes","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2007.13"},{"key":"ref11","first-page":"171","article-title":"anser: a lightweight reliability evaluator for use in logic synthesis","author":"krishnaswamy","year":"2007","journal-title":"Proc IWLS"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397258"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.47"},{"key":"ref14","first-page":"6","article-title":"Multi-level logic optimization by implication analysis","author":"kunz","year":"1994","journal-title":"Proc ICCAD"},{"key":"ref15","author":"lee","year":"0","journal-title":"On the generation of test patterns for combinational circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2001.968603"},{"key":"ref17","first-page":"532","author":"mishchenko","year":"2006","journal-title":"Proc DAC"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147104"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364500"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382553"},{"key":"ref4","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing"},{"key":"ref27","first-page":"755","article-title":"faser: fast analysis of soft error susceptibility for cell-based designs","author":"zhang","year":"2006","journal-title":"Proc ISQED"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TR.2008.916877"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/BF00971937"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229206"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/12.795224"},{"key":"ref8","first-page":"342","author":"entrena","year":"1996","journal-title":"Proc EURO-DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364503"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297682"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.552081"},{"key":"ref1","year":"0","journal-title":"ABC A System for Sequential Synthesis & Verification"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2003.1250141"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233603"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358021"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244060"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804388"},{"key":"ref25","first-page":"205","author":"tryon","year":"1962","journal-title":"Redundancy Techniques for Computing Systems"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4723629\/04723645.pdf?arnumber=4723645","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,12,23]],"date-time":"2021-12-23T00:47:04Z","timestamp":1640220424000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4723645\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":29,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2009139","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}