{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,23]],"date-time":"2026-04-23T14:44:48Z","timestamp":1776955488400,"version":"3.51.4"},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/tcad.2008.2009151","type":"journal-article","created":{"date-parts":[[2008,12,22]],"date-time":"2008-12-22T21:28:34Z","timestamp":1229981314000},"page":"98-110","source":"Crossref","is-referenced-by-count":50,"title":["An Integer-Linear-Programming-Based Routing Algorithm for Flip-Chip Designs"],"prefix":"10.1109","volume":"28","author":[{"given":"Jia-Wei","family":"Fang","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Chin-Hsiung","family":"Hsu","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Yao-Wen","family":"Chang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","year":"0"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1055137.1055146"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.273751"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229424"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2004.831864"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594758"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/43.681268"},{"key":"ref17","first-page":"6","year":"2004","journal-title":"0 13 Flip-Chip Layout Guideline"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808555"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.1999.759783"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560165"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/764825.764836"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.891364"},{"key":"ref7","doi-asserted-by":"crossref","first-page":"606","DOI":"10.1145\/1278480.1278633","article-title":"an integer linear programming based routing algorithm for flip-chip design","author":"jia-wei fang","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1992.279340"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1988.14756"},{"key":"ref9","author":"garey","year":"1979","journal-title":"A Guide to the Theory of NP-Completeness"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4723629\/04723647.pdf?arnumber=4723647","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,11,29]],"date-time":"2021-11-29T20:40:15Z","timestamp":1638218415000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4723647\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":17,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2009151","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}