{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,27]],"date-time":"2025-10-27T15:57:39Z","timestamp":1761580659154},"reference-count":23,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2009,2,1]],"date-time":"2009-02-01T00:00:00Z","timestamp":1233446400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/tcad.2008.2009164","type":"journal-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T21:03:22Z","timestamp":1232485402000},"page":"245-258","source":"Crossref","is-referenced-by-count":34,"title":["Timing-Aware Multiple-Delay-Fault Diagnosis"],"prefix":"10.1109","volume":"28","author":[{"given":"V.J.","family":"Mehta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Marek-Sadowska","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Kun-Han Tsai","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Rajski","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/1057661.1057708"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1271092"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1109\/ICCD.2003.1240895","article-title":"Multiple fault diagnosis using <ref_formula><tex Notation=\"TeX\">$n$<\/tex><\/ref_formula>-detection tests","author":"wang","year":"2003","journal-title":"Proc 21st Int Conf Comput Des"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1995.470350"},{"key":"ref14","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing for Digital Memory and Mixed-Signal VLSI Circuits"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.46805"},{"key":"ref16","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5597-1","author":"krstic","year":"1998","journal-title":"Delay Fault Testing for VLSI Circuits"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923414"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2004.1283721"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2006.261012"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2006.45"},{"key":"ref3","year":"0","journal-title":"IEEE DASC Standard Delay Format (SDF)"},{"key":"ref6","first-page":"418","article-title":"timing-reasoning-based delay fault diagnosis","volume":"1","author":"yang","year":"2006","journal-title":"Proc Des Autom Test Eur"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852062"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.1998.732168"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966644"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295104"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2000.894213"},{"key":"ref9","first-page":"1","article-title":"multiple-fault diagnosis based on single-fault activation and single-output observation","author":"lin","year":"2006","journal-title":"Proc Des Autom Test Eur"},{"key":"ref20","author":"cormen","year":"2001","journal-title":"Introduction to Algorithms"},{"key":"ref22","author":"lu","year":"0","journal-title":"Layout and Parasitic Information for Iscas Circuits"},{"key":"ref21","first-page":"1","article-title":"diagnosis of arbitrary defects using neighborhood function extraction","author":"desineni","year":"2005","journal-title":"Proc 23rd IEEE VLSI Test Symp"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159781"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4757328\/04757344.pdf?arnumber=4757344","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:53Z","timestamp":1633910393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4757344\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":23,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2009164","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,2]]}}}