{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,8,2]],"date-time":"2024-08-02T09:51:55Z","timestamp":1722592315897},"reference-count":35,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2009,2,1]],"date-time":"2009-02-01T00:00:00Z","timestamp":1233446400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,2]]},"DOI":"10.1109\/tcad.2008.2009167","type":"journal-article","created":{"date-parts":[[2009,1,20]],"date-time":"2009-01-20T21:03:22Z","timestamp":1232485402000},"page":"179-192","source":"Crossref","is-referenced-by-count":25,"title":["Improving Simulated Annealing-Based FPGA Placement With Directed Moves"],"prefix":"10.1109","volume":"28","author":[{"given":"K.","family":"Vorwerk","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Kennings","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.W.","family":"Greene","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1981.1084903"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1007\/PL00009180"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1145\/1013948.1013951"},{"key":"ref30","first-page":"43","article-title":"parallel placement for field-programmable gate arrays","author":"chan","year":"2003","journal-title":"Proc FPGA"},{"key":"ref35","author":"yang","year":"1991","journal-title":"Logic Synthesis and Optimization Benchmarks Version 3 0"},{"key":"ref34","article-title":"tim, a new standard cell placement program based on the simulated annealing algorithm","author":"hustin","year":"1987","journal-title":"Proc IEEE Phys Des Workshop"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380673"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CDC.1985.268600"},{"key":"ref12","doi-asserted-by":"crossref","first-page":"671","DOI":"10.1126\/science.220.4598.671","article-title":"optimization by simulated annealing","volume":"220","author":"kirkpatrick","year":"1983","journal-title":"Science"},{"key":"ref13","first-page":"178","article-title":"evolutionary computation with simulated annealing: conditions for optimal equilibrium distribution","volume":"5","author":"segura","year":"2005","journal-title":"J Comput Sci Technol"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.1985.1052337"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/43.365125"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.250092"},{"key":"ref17","year":"2007","journal-title":"ProASIC3 Flash family FPGAs"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1145\/544536.544540"},{"key":"ref19","first-page":"598","article-title":"fast timing-driven partitioning-based placement for island style fpgas","author":"maidee","year":"2003","journal-title":"Proc DAC"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1145\/103724.103725"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.817546"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2002.1167530"},{"key":"ref3","first-page":"267","article-title":"improving simulated annealing placement by applying random and greedy mixed perturbations","author":"hentschke","year":"2003","journal-title":"Proc Integr Circuits Syst Des"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/43.317462"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1145\/1344671.1344676"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382642"},{"key":"ref8","first-page":"196","article-title":"timing optimization of fpga placements by logic replication","author":"beraudo","year":"2003","journal-title":"Proc DAC"},{"key":"ref7","first-page":"711","article-title":"An approach to placement-coupled logic replication","author":"hrkic","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"213","DOI":"10.1007\/3-540-63465-7_226","author":"betz","year":"1997","journal-title":"Field-Programmable Logic and Applications"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1046192.1046200"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/360276.360294"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2007.4380635"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/378239.378532"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/503057.503058"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2003.1275756"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829817"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/1228784.1228918"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-30117-2_18"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4757328\/04757337.pdf?arnumber=4757337","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:53Z","timestamp":1633910393000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4757337\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,2]]},"references-count":35,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2009167","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,2]]}}}