{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,2]],"date-time":"2026-07-02T04:55:43Z","timestamp":1782968143491,"version":"3.54.5"},"reference-count":181,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"1","license":[{"start":{"date-parts":[[2009,1,1]],"date-time":"2009-01-01T00:00:00Z","timestamp":1230768000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,1]]},"DOI":"10.1109\/tcad.2008.2010691","type":"journal-article","created":{"date-parts":[[2008,12,22]],"date-time":"2008-12-22T21:28:34Z","timestamp":1229981314000},"page":"3-21","source":"Crossref","is-referenced-by-count":563,"title":["Outstanding Research Problems in NoC Design: System, Microarchitecture, and Circuit Perspectives"],"prefix":"10.1109","volume":"28","author":[{"given":"Radu","family":"Marculescu","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Umit Y.","family":"Ogras","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Li-Shiuan","family":"Peh","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Natalie Enright","family":"Jerger","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"Yatin","family":"Hoskote","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref170","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1109\/MICRO.2003.1253187","article-title":"power-driven design of router microarchitectures in on-chip networks","author":"wang","year":"2003","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref172","first-page":"294","article-title":"orion: a power-performance simulator for interconnection networks","author":"wang","year":"2002","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref171","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.40"},{"key":"ref174","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2005.95"},{"key":"ref173","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213180"},{"key":"ref176","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2001.915088"},{"key":"ref175","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.834241"},{"key":"ref178","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012681"},{"key":"ref177","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2008.4751853"},{"key":"ref168","doi-asserted-by":"publisher","DOI":"10.1145\/1366110.1366193"},{"key":"ref169","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2003.159732"},{"key":"ref39","author":"dally","year":"2004","journal-title":"Principles and Practices of Interconnection Networks"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364540"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935470"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2008.4658639"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240902"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560073"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229277"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1007\/3-540-48311-X_20"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2003301"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231841"},{"key":"ref181","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2008.86"},{"key":"ref180","first-page":"174","article-title":"implementing tile-based chip multiprocessors with gals clocking styles","author":"yu","year":"2006","journal-title":"Proc Int Conf Comput Des"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243842"},{"key":"ref179","first-page":"97","article-title":"physical planning for multiprocessor networks and switch fabrics","author":"ye","year":"2003","journal-title":"Proc Int Conf Appl -Specific Syst Architectures Processors"},{"key":"ref29","first-page":"142","article-title":"a methodology for design of application specific deadlock-free routing algorithms for noc systems","author":"catania","year":"2006","journal-title":"Proc Int Conf Hardware-Softw Codesign Syst Synthesis"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.36"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1454115.1454128"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1145\/1132952.1132953"},{"key":"ref24","doi-asserted-by":"crossref","first-page":"105","DOI":"10.1016\/j.sysarc.2003.07.004","article-title":"qnoc: qos architecture and design process for network on chip","volume":"50","author":"bolotin","year":"2004","journal-title":"J Syst Architecture EUROMICRO J"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/95348"},{"key":"ref101","first-page":"357","article-title":"power-conscious joint scheduling of periodic task graphs and aperiodic tasks in distributed real-time embedded systems","author":"luo","year":"2000","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref26","first-page":"948","article-title":"congestion-controlled best-effort communication for networks-on-chip","author":"van den brand","year":"2007","journal-title":"Proc Des Autom Test Eur Conf"},{"key":"ref100","first-page":"122","article-title":"layered switching for networks on chip","author":"zhonghai lu","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364414"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364538"},{"key":"ref51","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.5"},{"key":"ref154","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998257"},{"key":"ref153","doi-asserted-by":"publisher","DOI":"10.1109\/DSN.2002.1028924"},{"key":"ref156","doi-asserted-by":"publisher","DOI":"10.1109\/MASCOTS.2006.9"},{"key":"ref155","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347970"},{"key":"ref150","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.874359"},{"key":"ref152","doi-asserted-by":"publisher","DOI":"10.1109\/54.914596"},{"key":"ref151","first-page":"170","article-title":"power-aware communication optimization for networks-on-chips with voltage scalable links","author":"shin","year":"2004","journal-title":"Proc Int Conf Hardware\/Softw Codesign Syst Synthesis"},{"key":"ref146","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.2004.35"},{"key":"ref147","first-page":"88","article-title":"automatic phase detection for stochastic on-chip traffic generation","author":"scherrer","year":"2006","journal-title":"Proc Int Conf Hardware-Softw Codesign"},{"key":"ref148","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364439"},{"key":"ref149","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2007.4342697"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364416"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243951"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2001.945370"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.44"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/DFTVS.2005.45"},{"key":"ref54","first-page":"477","article-title":"implementation and evaluation of on-chip network architectures","author":"gratz","year":"2006","journal-title":"Proc Int Conf Comput Des"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.11"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193901"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379048"},{"key":"ref167","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.820523"},{"key":"ref166","first-page":"98","article-title":"an 80-tile 1.28tflops network-on-chip in 65 nm cmos","author":"vangal","year":"2007","journal-title":"Proc Solid-State Circuits Conf"},{"key":"ref165","doi-asserted-by":"publisher","DOI":"10.1145\/564871.564872"},{"key":"ref164","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.24"},{"key":"ref163","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2002.997877"},{"key":"ref162","doi-asserted-by":"publisher","DOI":"10.1145\/1289816.1289846"},{"key":"ref161","doi-asserted-by":"publisher","DOI":"10.1016\/j.sysarc.2007.07.004"},{"key":"ref160","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244034"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2005.1584020"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397239"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2006.4380846"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244033"},{"key":"ref159","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.871762"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914075"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.12"},{"key":"ref7","first-page":"182","article-title":"multi-objective mapping for mesh-based noc architectures","author":"ascia","year":"2004","journal-title":"Proc Int Conf Hardware-Softw Codesign Syst Synthesis"},{"key":"ref157","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364667"},{"key":"ref158","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2005.195552"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/1183401.1183430"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2005.1"},{"key":"ref45","author":"duato","year":"2002","journal-title":"Interconnection Networks An Engineering Approach"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492738"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1145\/1023833.1023849"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.99"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/71.127260"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1006\/jpdc.1994.1132"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299298"},{"key":"ref127","first-page":"362","article-title":"layout, performance and power trade-offs in mesh-based network-on-chip architectures","author":"pamunuwa","year":"2003","journal-title":"Proc IFIP Int Conf Very Large Scale Integr"},{"key":"ref126","first-page":"521","article-title":"pirate: a framework for power\/performance exploration of network-on-chip architectures","author":"palermo","year":"2004","journal-title":"Proc Fourth Int Workshop Power Timing Model Optimizat Simulat"},{"key":"ref125","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466128"},{"key":"ref124","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.2011229"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.40"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347958"},{"key":"ref129","first-page":"1","article-title":"the quadratic assignment problem: a survey and recent developments","volume":"16","author":"pardalos","year":"1994","journal-title":"DIMACS Workshop Proc"},{"key":"ref71","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.882474"},{"key":"ref128","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2005.134"},{"key":"ref70","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844106"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469345"},{"key":"ref130","author":"park","year":"1999","journal-title":"Self-Similar Network Traffic and Performance Evaluation"},{"key":"ref77","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2003.1234252"},{"key":"ref74","year":"2003","journal-title":"Networks on Chip"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464951"},{"key":"ref133","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2001.903268"},{"key":"ref134","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2003.1240887"},{"key":"ref131","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1997.628902"},{"key":"ref78","first-page":"552","article-title":"equalized interconnects for on-chip networks: modeling and optimization framework","author":"kim","year":"2007","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref132","first-page":"73","article-title":"flit-reservation flow control","author":"peh","year":"2000","journal-title":"Proc Int Symp High-Performance Comput Architecture"},{"key":"ref79","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.40"},{"key":"ref136","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493930"},{"key":"ref135","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339507"},{"key":"ref138","doi-asserted-by":"publisher","DOI":"10.1145\/951710.951721"},{"key":"ref137","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.935551"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/68432"},{"key":"ref139","doi-asserted-by":"crossref","first-page":"198","DOI":"10.1145\/1028176.1006718","article-title":"immunet: a cheap and robust fault-tolerant packet routing mechanism","author":"puente","year":"2004","journal-title":"Proc Int Symp Comput Architecture"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1261037"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464954"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183554"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/5.920580"},{"key":"ref140","doi-asserted-by":"publisher","DOI":"10.1145\/1081081.1081138"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364618"},{"key":"ref141","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1205906"},{"key":"ref66","doi-asserted-by":"crossref","first-page":"549","DOI":"10.1016\/S1388-3437(97)80058-3","article-title":"an analytical model for wormhole routing with finite size input buffers","author":"hu","year":"1997","journal-title":"Proc 15th Int Teletraffic Congr"},{"key":"ref142","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2007.18"},{"key":"ref67","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119818"},{"key":"ref143","doi-asserted-by":"publisher","DOI":"10.1145\/972627.972636"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045092"},{"key":"ref144","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.37"},{"key":"ref2","first-page":"1128","article-title":"micro-network for soc: implementation of a 32-port spin network","author":"adriahantenaina","year":"2003","journal-title":"Proc Des Autom Test Eur Conf"},{"key":"ref69","doi-asserted-by":"publisher","DOI":"10.1145\/996566.996638"},{"key":"ref145","doi-asserted-by":"publisher","DOI":"10.1109\/HPCA.2003.1183527"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250678"},{"key":"ref109","doi-asserted-by":"publisher","DOI":"10.1109\/IPDPS.2003.1213099"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229271"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269001"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378464"},{"key":"ref107","year":"2006","journal-title":"Networks on Chips Technology and Tools"},{"key":"ref93","first-page":"152","article-title":"a 51 mw 1.6 ghz on-chip network for low-power heterogeneous soc platform","author":"lee","year":"2004","journal-title":"Proc Int Solid-State Circuits Conf"},{"key":"ref106","first-page":"116","article-title":"introducing the supergt network-on-chip","author":"marescaux","year":"2007","journal-title":"Proc Des Autom Conf"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2008.31"},{"key":"ref105","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2005.193813"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1145\/1188275.1188283"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.22"},{"key":"ref90","first-page":"29","article-title":"evaluation of the traffic-performance characteristics of system-on-chip communication architectures","author":"lahiri","year":"2000","journal-title":"Proc Int Conf VLSI Des"},{"key":"ref103","doi-asserted-by":"crossref","first-page":"265","DOI":"10.1109\/REAL.2003.1253273","article-title":"network-on-chip modeling for system-level multiprocessor simulation","author":"madsen","year":"2003","journal-title":"Proc IEEE Int Real-Time Syst Symp"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2007.2"},{"key":"ref111","doi-asserted-by":"crossref","DOI":"10.1155\/2007\/37627","article-title":"a method for routing packets across multiple paths in nocs with in-order delivery and fault-tolerance guarantees","author":"murali","year":"2007","journal-title":"Hindawi VLSI Design"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2005.104"},{"key":"ref110","doi-asserted-by":"crossref","first-page":"188","DOI":"10.1145\/1028176.1006717","article-title":"low-latency virtual-channel routers for on-chip networks","author":"mullins","year":"2004","journal-title":"Proc Int Symp Comput Architecture"},{"key":"ref98","first-page":"274","article-title":"throughput-driven ic communication fabric synthesis","author":"lin","year":"2002","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.66"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560111"},{"key":"ref97","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830919"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269067"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ISSOC.2003.1267722"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1166\/jolpe.2007.138"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2005.10"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/NOCS.2008.4492732"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/2.976921"},{"key":"ref118","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253765"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TPDS.2005.22"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231942"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1155\/2007\/46514"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847907"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2005.1496682"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243952"},{"key":"ref84","doi-asserted-by":"crossref","first-page":"4","DOI":"10.1145\/1150019.1136487","article-title":"a gracefully degrading and energy-efficient modular router architecture for on-chip networks","author":"kim","year":"2006","journal-title":"Proc Int Symp Comput Architecture"},{"key":"ref119","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.137"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"340","DOI":"10.1145\/1283780.1283852","article-title":"sapp: scalable and adaptable peak power management in nocs","author":"bhojwani","year":"2007","journal-title":"Proc Int Symp Low Power Electronic Device"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1145\/1095890.1095915"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233573"},{"key":"ref113","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244007"},{"key":"ref116","first-page":"333","article-title":"vichar: a dynamic virtual channel regulator for network-on-chip routers","author":"nicopoulos","year":"2006","journal-title":"Proc Int Symp Microarchitecture"},{"key":"ref80","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2003.1231952"},{"key":"ref115","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269002"},{"key":"ref120","doi-asserted-by":"crossref","first-page":"69","DOI":"10.1145\/1084834.1084856","article-title":"key research problems in noc design: a holistic perspective","author":"ogras","year":"2005","journal-title":"Proc Int Conf Hardware-Softw Codesign Syst Synthesis"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/ISCA.2005.34"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.878263"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1145\/1297666.1297677"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364440"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250680"},{"key":"ref86","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250679"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/CODESS.2003.1275248"},{"key":"ref88","doi-asserted-by":"publisher","DOI":"10.1145\/1250662.1250681"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4723629\/04723644.pdf?arnumber=4723644","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2023,5,23]],"date-time":"2023-05-23T03:40:54Z","timestamp":1684813254000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4723644\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,1]]},"references-count":181,"journal-issue":{"issue":"1"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2008.2010691","relation":{},"ISSN":["0278-0070"],"issn-type":[{"value":"0278-0070","type":"print"}],"subject":[],"published":{"date-parts":[[2009,1]]}}}