{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,10,28]],"date-time":"2025-10-28T14:45:21Z","timestamp":1761662721006},"reference-count":49,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/tcad.2009.2013270","type":"journal-article","created":{"date-parts":[[2009,2,19]],"date-time":"2009-02-19T22:09:10Z","timestamp":1235081350000},"page":"316-326","source":"Crossref","is-referenced-by-count":17,"title":["Application-Driven Voltage-Island Partitioning for Low-Power System-on-Chip Design"],"prefix":"10.1109","volume":"28","author":[{"given":"D.","family":"Sengupta","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"R.A.","family":"Saleh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"crossref","first-page":"173","DOI":"10.1145\/280756.280881","article-title":"System-level power estimation and optimization","author":"benini","year":"1998","journal-title":"Proceedings 1998 International Symposium on Low Power Electronics and Design (IEEE Cat No 98TH8379) LPE"},{"key":"ref38","year":"0"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2002.1016866"},{"key":"ref32","first-page":"141","article-title":"subthreshold leakage modeling and reduction techniques","author":"kao","year":"2002","journal-title":"Proc ICCAD"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2000.839707"},{"key":"ref30","author":"keating","year":"2007","journal-title":"Low Power Methodology Manual"},{"key":"ref37","year":"0"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219096"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4541946"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/43.736181"},{"key":"ref28","doi-asserted-by":"crossref","first-page":"887","DOI":"10.1145\/1278480.1278698","article-title":"a provably good approximation algorithm for power optimization using multiple supply voltages","author":"hung-yi liu","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/DSD.2002.1115369"},{"key":"ref29","first-page":"879","article-title":"taphs: thermal-aware unified physical-level and high-level synthesis","author":"yang","year":"2006","journal-title":"Proc ASP-DAC"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2000.812579"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/40.782564"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1145\/1233501.1233579"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1147023"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISQED.2007.121"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358063"},{"key":"ref23","first-page":"459","article-title":"improving voltage assignment by outlier detection and incremental placement","author":"huaizhi wu","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.825870"},{"key":"ref25","year":"0"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349330"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/4.400426"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/4.604077"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1464514"},{"key":"ref13","first-page":"798","article-title":"voltage island generation under performance requirement for soc designs","author":"mak","year":"2007","journal-title":"Proc ASP-DAC"},{"key":"ref14","doi-asserted-by":"crossref","first-page":"2","DOI":"10.1145\/1057661.1057665","article-title":"on-chip power distribution grids with multiple supply voltages for high performance integrated circuits","author":"popovich","year":"2005","journal-title":"Proc GLSVLSI"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.103"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/LPE.2004.1349331"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.888270"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560085"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1007\/11556930_27"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2004.831796"},{"key":"ref3","first-page":"122","author":"chatterjee","year":"2003","journal-title":"Proc Int Symp Low-Power Electronics"},{"key":"ref6","first-page":"62","article-title":"activity-driven clock design for low power circuits","author":"tellez","year":"2005","journal-title":"Proc ICCAD"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.475.0585"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774601"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/IWSOC.2005.92"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568665"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1994.379721"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/43.828554"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/HSC.1998.666245"},{"key":"ref48","doi-asserted-by":"crossref","first-page":"155","DOI":"10.1145\/1391469.1391511","article-title":"application-driven floorplan-aware voltage island design","author":"sengupta","year":"2008","journal-title":"2008 45th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref47","article-title":"the lapack project","year":"0","journal-title":"LAPACK-Linear Algebra PACK-age"},{"key":"ref42","first-page":"102","article-title":"supply voltage strategies for minimizing the power of cmos processors","author":"cai","year":"2002","journal-title":"Proc IEEE Symp VLSI Technol Dig Tech Papers"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.883926"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/43.974140"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/NEWCAS.2007.4488000"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4785326\/04785333.pdf?arnumber=4785333","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2024,3,10]],"date-time":"2024-03-10T19:55:06Z","timestamp":1710100506000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4785333\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":49,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2013270","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,3]]}}}