{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T19:50:15Z","timestamp":1694634615450},"reference-count":10,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/tcad.2009.2013275","type":"journal-article","created":{"date-parts":[[2009,2,19]],"date-time":"2009-02-19T22:09:10Z","timestamp":1235081350000},"page":"461-465","source":"Crossref","is-referenced-by-count":2,"title":["Compiler-in-the-Loop Design Space Exploration Framework for Energy Reduction in Horizontally Partitioned Cache Architectures"],"prefix":"10.1109","volume":"28","author":[{"given":"A.","family":"Shrivastava","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Issenin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sanghyun Park","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yunheung Paek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/268806.268810"},{"key":"ref3","year":"0","journal-title":"Intel XScale Core Developer s Manual"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.1999.761170"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/1086297.1086310"},{"key":"ref5","author":"mamidipaka","year":"2004","journal-title":"eCACTI An enhanced power estimation model for on-chip caches"},{"key":"ref8","year":"1999","journal-title":"Video codec test model near-term version 11 (TMN11)"},{"key":"ref7","first-page":"3","article-title":"mibench: a free, commercially representative embedded benchmark suite","author":"guthaus","year":"2001","journal-title":"Proc WWC"},{"key":"ref2","year":"0","journal-title":"Intel StrongARM SA-1110 Microprocessor Brief Datasheet"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/997163.997180"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1145\/224538.224622"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4785326\/04785345.pdf?arnumber=4785345","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:00Z","timestamp":1633913040000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4785345\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":10,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2013275","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,3]]}}}