{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,3,19]],"date-time":"2025-03-19T16:39:52Z","timestamp":1742402392021},"reference-count":31,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"3","license":[{"start":{"date-parts":[[2009,3,1]],"date-time":"2009-03-01T00:00:00Z","timestamp":1235865600000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,3]]},"DOI":"10.1109\/tcad.2009.2013541","type":"journal-article","created":{"date-parts":[[2009,2,19]],"date-time":"2009-02-19T22:09:10Z","timestamp":1235081350000},"page":"305-315","source":"Crossref","is-referenced-by-count":33,"title":["Combining Data Reuse With Data-Level Parallelization for FPGA-Targeted Hardware Compilation: A Geometric Programming Framework"],"prefix":"10.1109","volume":"28","author":[{"family":"Qiang Liu","sequence":"first","affiliation":[]},{"given":"G.A.","family":"Constantinides","sequence":"additional","affiliation":[]},{"given":"K.","family":"Masselos","sequence":"additional","affiliation":[]},{"given":"P.","family":"Cheung","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref31","author":"hall","year":"2003","journal-title":"Cache and bandwidth aware matrix multiplication on the GPU"},{"key":"ref30","year":"2006"},{"key":"ref10","doi-asserted-by":"crossref","first-page":"31","DOI":"10.1145\/193209.193217","article-title":"suif: an infrastructure for research on parallelizing and optimizing compilers","volume":"29","author":"wilson","year":"1994","journal-title":"SIGPLAN Not"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/76263.76337"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511804441"},{"key":"ref13","first-page":"808","article-title":"maximizing data reuse for minimizing memory space requirements and execution cycles","author":"kandemir","year":"2006","journal-title":"Proc ASPDAC"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.822123"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1145\/951746.951747"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20010514"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-8191(98)00029-5"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/71.127259"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1142\/3234"},{"key":"ref28","first-page":"284","article-title":"yalmip: a toolbox for modeling and optimization in matlab","author":"lofberg","year":"2004","journal-title":"Proc IEEE Int Symp Comput Aided Control Syst Des"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/FCCM.2007.18"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/1278349.1278353"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311242"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-5676-0"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-6199-6"},{"key":"ref5","article-title":"data reuse exploration under area constraints for low power reconfigurable systems","author":"liu","year":"2007","journal-title":"Proc WASPAA"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/FPT.2004.1393262"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.35"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-2849-1"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1145\/998300.997199"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045086"},{"key":"ref20","author":"el-rewini","year":"2005","journal-title":"Advanced Computer Architecture and Parallel Processing (Wiley Series on Parallel and Distributed Computing)"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/FPL.2006.311241"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.739055"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20020468"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146925"},{"key":"ref26","year":"2006","journal-title":"Handel-C Language Reference Manual"},{"key":"ref25","year":"1987","journal-title":"CFT77 Reference Manual"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4785326\/04785342.pdf?arnumber=4785342","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:42Z","timestamp":1633913022000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4785342\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,3]]},"references-count":31,"journal-issue":{"issue":"3"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2013541","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,3]]}}}