{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,9,29]],"date-time":"2025-09-29T11:52:33Z","timestamp":1759146753412},"reference-count":14,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tcad.2009.2013998","type":"journal-article","created":{"date-parts":[[2009,4,22]],"date-time":"2009-04-22T14:27:35Z","timestamp":1240410455000},"page":"742-754","source":"Crossref","is-referenced-by-count":25,"title":["A Formal Approach for Debugging Arithmetic Circuits"],"prefix":"10.1109","volume":"28","author":[{"given":"O.","family":"Sarbishei","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Tabandeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"B.","family":"Alizadeh","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Fujita","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2005.1560081"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/MEMCOD.2008.4547681"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1999.808376"},{"key":"ref13","author":"rabaey","year":"2002","journal-title":"Digital Integrated Circuits"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1994.629736"},{"key":"ref4","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4615-5693-0","author":"huang","year":"1998","journal-title":"Formal Equivalence Checking and Design Debugging"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/EDAC.1993.386497"},{"key":"ref6","first-page":"159","article-title":"verification of arithmetic circuits by comparing two similar circuits","author":"fujita","year":"1996","journal-title":"Proc Int Conf CAV"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065699"},{"key":"ref7","first-page":"183","article-title":"verification of integer multipliers on the arithmetic bit level","author":"stoffel","year":"2001","journal-title":"Proc ICCAD"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/APASIC.2004.1349442"},{"key":"ref1","first-page":"236","article-title":"debug methodology for arithmetic circuits on fpgas","author":"kubo","year":"2002","journal-title":"Proc Int Conf FPT"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.244150"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4838810\/04838829.pdf?arnumber=4838829","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:43:45Z","timestamp":1633913025000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4838829\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":14,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2013998","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}