{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,4,11]],"date-time":"2026-04-11T02:15:23Z","timestamp":1775873723401,"version":"3.50.1"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"4","license":[{"start":{"date-parts":[[2009,4,1]],"date-time":"2009-04-01T00:00:00Z","timestamp":1238544000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,4]]},"DOI":"10.1109\/tcad.2009.2014002","type":"journal-article","created":{"date-parts":[[2009,3,19]],"date-time":"2009-03-19T19:19:13Z","timestamp":1237490353000},"page":"554-567","source":"Crossref","is-referenced-by-count":23,"title":["Adaptive Scratch Pad Memory Management for Dynamic Behavior of Multimedia Applications"],"prefix":"10.1109","volume":"28","author":[{"family":"Doosan Cho","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"S.","family":"Pasricha","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"I.","family":"Issenin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"N.D.","family":"Dutt","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Minwook Ahn","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Yunheung Paek","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1145\/373574.373578"},{"key":"ref38","author":"burger","year":"1997","journal-title":"The SimpleScalar Tool Set"},{"key":"ref33","author":"bernat","year":"2003","journal-title":"PWCET A tool for probabilistic worstcase execution time analysis of real-time systems"},{"key":"ref32","year":"0","journal-title":"Wishbone System-on-Chip Interconnection Architecture for Portable ip Cores Silicore and Opencores"},{"key":"ref31","year":"0","journal-title":"Sonics Integration Architecture"},{"key":"ref30","year":"0","journal-title":"ARM Advanced Micro Bus Architecture (AMBA)"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MICRO.1997.645830"},{"key":"ref36","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1023\/A:1024452529781","author":"felner","year":"2003","journal-title":"Ann Math Artif Intell"},{"key":"ref35","first-page":"294","article-title":"data reuse driven energy-aware mpsoc co-synthesis of memory and communication architecture for streaming applications","author":"issenin","year":"2006","journal-title":"Proc 4th Int Conf CODES+ISSS"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1367045.1367048"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1145\/291069.291010"},{"key":"ref40","author":"shivakumar","year":"0","journal-title":"CACTI 3 0 An integrated cache timing power and area model"},{"key":"ref11","doi-asserted-by":"crossref","first-page":"15","DOI":"10.1145\/1230800.1230807","article-title":"drdu: a data reuse analysis technique for efficient scratch-pad memory management","volume":"12","author":"issenin","year":"2007","journal-title":"ACM Trans Des Autom Electron Syst"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156226"},{"key":"ref13","doi-asserted-by":"crossref","first-page":"521","DOI":"10.3233\/EMC-2005-00051","article-title":"heap data allocation to scratch-pad memory in embedded systems","volume":"1","author":"dominguez","year":"2005","journal-title":"J Embedded Comput"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/951746.951747"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/CGO.2007.6"},{"key":"ref16","first-page":"238","article-title":"An integrated hardware\/software approach for run-time scratchpad management","author":"francesco","year":"2004","journal-title":"Proceedings 41st Design Automation Conference 2004 DAC"},{"key":"ref17","doi-asserted-by":"crossref","first-page":"19","DOI":"10.1145\/500001.500006","article-title":"an optimal memory allocation for application-specific multiprocessor system-on-chip","author":"meftali","year":"2001","journal-title":"International Symposium on System Synthesis (IEEE Cat No 01EX526) ISSS-01"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1016\/B978-012385251-9\/50024-4"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146925"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1016\/0743-7315(90)90129-D"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/233561.233564"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1145\/301631.301670"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1145\/197405.197406"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/EDTC.1997.582323"},{"key":"ref29","year":"0","journal-title":"On-chip coreconnect bus architecture"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1145\/581888.581891"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998306"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1145\/502217.502221"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1145\/1016720.1016748"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2003.1194997"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/CODES.2002.1003604"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/54.844336"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/PACT.2005.27"},{"key":"ref45","author":"hennessy","year":"2002","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2006.243810"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.97"},{"key":"ref42","first-page":"83","article-title":"Wattch: a framework for architectural-level power analysis and optimizations","author":"brooks","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"},{"key":"ref24","first-page":"621","article-title":"software caching using dynamic binary rewriting for embedded devices","author":"huneycutt","year":"2002","journal-title":"Proc ICPP"},{"key":"ref41","year":"0","journal-title":"Cacti 3 2 p shivaumar and n p jouppi"},{"key":"ref23","first-page":"135","article-title":"flexcache: a framework for flexible compiler generated data caching","author":"moritz","year":"2001","journal-title":"Proc Revised Papers 2nd Int Workshop IMS"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1142155.1142157"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/371636.371733"},{"key":"ref43","year":"0","journal-title":"128 MBit Micron Mobile SDRAM Data Sheet"},{"key":"ref25","first-page":"107","article-title":"A fully associative software-managed cache design","author":"hallnor","year":"2000","journal-title":"Proceedings of 27th International Symposium on Computer Architecture (IEEE Cat No RS00201) ISCA"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4802215\/04802221.pdf?arnumber=4802221","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2025,2,8]],"date-time":"2025-02-08T15:32:50Z","timestamp":1739028770000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4802221\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,4]]},"references-count":46,"journal-issue":{"issue":"4"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2014002","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,4]]}}}