{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:19:06Z","timestamp":1694636346516},"reference-count":17,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tcad.2009.2015424","type":"journal-article","created":{"date-parts":[[2009,4,22]],"date-time":"2009-04-22T14:27:35Z","timestamp":1240410455000},"page":"759-764","source":"Crossref","is-referenced-by-count":10,"title":["A Tree Based Novel Representation for 3D-Block Packing"],"prefix":"10.1109","volume":"28","author":[{"given":"K.","family":"Fujiyoshi","sequence":"first","affiliation":[]},{"given":"H.","family":"Kawai","sequence":"additional","affiliation":[]},{"given":"K.","family":"Ishihara","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref10","first-page":"395","article-title":"floorplan design for 3-d ics","author":"cheng","year":"2004","journal-title":"Proc SASIMI"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2004.1382590"},{"key":"ref12","author":"goulden","year":"2004","journal-title":"Combinatorial Enumeration"},{"key":"ref13","first-page":"439","article-title":"three-dimensional module packing using 3dbsg structure","volume":"9","author":"ninomiya","year":"2005","journal-title":"J Signal Process"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2006.1693626"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378149"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2007.378499"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1145\/1353629.1353641"},{"key":"ref4","first-page":"281","article-title":"the 3d-packing by meta data structure and packing heuristics","volume":"e83 a","author":"yamazaki","year":"2000","journal-title":"IEICE Trans Fundam"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/43.703832"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1145\/378239.379062"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/43.908471"},{"key":"ref8","first-page":"725","article-title":"temporal floorplanning using 3d-subtcg","author":"yuh","year":"2004","journal-title":"Proc ASP-DAC"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2002.1010741"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1109\/43.552084"},{"key":"ref1","first-page":"261","article-title":"automatic floorplan design","author":"otten","year":"1986","journal-title":"Proc DAC"},{"key":"ref9","first-page":"49","author":"kawai","year":"2004","journal-title":"3D-block packing using a tree representation"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4838810\/04838833.pdf?arnumber=4838833","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:08Z","timestamp":1633913048000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4838833\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":17,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2015424","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}