{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T23:57:59Z","timestamp":1772063879631,"version":"3.50.1"},"reference-count":32,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tcad.2009.2015736","type":"journal-article","created":{"date-parts":[[2009,4,22]],"date-time":"2009-04-22T14:27:35Z","timestamp":1240410455000},"page":"755-759","source":"Crossref","is-referenced-by-count":41,"title":["Bit-Swapping LFSR and Scan-Chain Ordering: A Novel Technique for Peak- and Average-Power Reduction in Scan-Based BIST"],"prefix":"10.1109","volume":"28","author":[{"given":"A.S.","family":"Abu-Issa","sequence":"first","affiliation":[]},{"given":"S.F.","family":"Quigley","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1049\/el:20083481"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2008.4540224"},{"key":"ref30","author":"david","year":"1998","journal-title":"Random Testing of Digital Circuits Theory and Applications"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/INDCON.2005.1590214"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2002.1041833"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339558"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/INDICO.2004.1497775"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.899234"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.855927"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.1013896"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2003.1277414"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ICASIC.2003.1277425"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.77"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.101"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2002.1003802"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2002.1011127"},{"key":"ref3","author":"bardell","year":"1997","journal-title":"Built-In Test for VLSI Pseudorandom Techniques"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966687"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2005.60"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1386971"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268828"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref2","first-page":"49","article-title":"low power serial built-in self-test","author":"hertwig","year":"1998","journal-title":"Proc IEEE Eur Test Workshop"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1049\/ip-cdt:20045139"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1993.313316"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854634"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923464"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1009155"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843824"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.1994.282700"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708693"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2007.358089"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4838810\/04838831.pdf?arnumber=4838831","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:44:19Z","timestamp":1633913059000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4838831\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":32,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2015736","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}