{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,7,18]],"date-time":"2026-07-18T12:57:41Z","timestamp":1784379461472,"version":"3.55.0"},"reference-count":46,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"5","license":[{"start":{"date-parts":[[2009,5,1]],"date-time":"2009-05-01T00:00:00Z","timestamp":1241136000000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,5]]},"DOI":"10.1109\/tcad.2009.2017215","type":"journal-article","created":{"date-parts":[[2009,4,22]],"date-time":"2009-04-22T14:27:35Z","timestamp":1240410455000},"page":"703-715","source":"Crossref","is-referenced-by-count":131,"title":["Exact Multiple-Control Toffoli Network Synthesis With SAT Techniques"],"prefix":"10.1109","volume":"28","author":[{"given":"D.","family":"Grosse","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Wille","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.W.","family":"Dueck","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"R.","family":"Drechsler","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998262"},{"key":"ref38","first-page":"502","volume":"2919","author":"en","year":"2004","journal-title":"SAT"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1007\/s10009-004-0183-4"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1023\/A:1011276507260"},{"key":"ref31","first-page":"193","volume":"1579","author":"biere","year":"1999","journal-title":"Tools and Algorithms for the Construction and Analysis of Systems"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852031"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2001.156196"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/12.769433"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1145\/368273.368557"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/321033.321034"},{"key":"ref10","first-page":"56","article-title":"spectral techniques for reversible logic synthesis","author":"miller","year":"2003","journal-title":"6th Int Symp Representations Methodology Future Comput Technol"},{"key":"ref40","doi-asserted-by":"crossref","first-page":"315","DOI":"10.1007\/11532231_23","article-title":"the mathsat 3 system","author":"bozzano","year":"2005","journal-title":"Int Conf Autom Deduction"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.871622"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1145\/775832.775915"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.847911"},{"key":"ref14","first-page":"307","article-title":"group theoretical aspects of reversible logic gates","volume":"5","author":"storme","year":"1999","journal-title":"J Univers Comput Sci"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397245"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1145\/774572.774625"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.811448"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2005.1466509"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.858352"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2005.55"},{"key":"ref4","author":"nielsen","year":"2000","journal-title":"Quantum Computation and Quantum Information"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/43.108614"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1147\/rd.53.0183"},{"key":"ref6","doi-asserted-by":"crossref","first-page":"632","DOI":"10.1007\/3-540-10003-2_104","author":"toffoli","year":"1980","journal-title":"Automata Languages and Programming"},{"key":"ref29","first-page":"161","article-title":"simulation and satisfiability in logic synthesis","author":"zhang","year":"2005","journal-title":"Int Workshop Logic Synth"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1147\/rd.176.0525"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.32.3266"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1007\/BF01857727"},{"key":"ref2","first-page":"60","article-title":"fast exact toffoli network synthesis of reversible logic","author":"wille","year":"2007","journal-title":"Int Conf CAD"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1103\/PhysRevA.52.3457"},{"key":"ref1","doi-asserted-by":"crossref","first-page":"96","DOI":"10.1145\/1228784.1228812","article-title":"exact sat-based toffoli network synthesis","author":"groe","year":"2007","journal-title":"ACM Great Lakes Symp VLSI"},{"key":"ref46","author":"maslov","year":"0","journal-title":"Reversible logic synthesis benchmarks page"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSISOC.2007.4402478"},{"key":"ref45","doi-asserted-by":"crossref","DOI":"10.1007\/3-540-48159-1_5","article-title":"the impact of branching heuristics in propositional satisfiability algorithms","author":"marques-silva","year":"1999","journal-title":"9th Portuguese Conf Artif Intell EPIA"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ISMVL.2008.43"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.836735"},{"key":"ref42","first-page":"115","author":"tseitin","year":"1968","journal-title":"Studies in Constructive Mathematics and Mathematical Logic"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1049\/el:20031202"},{"key":"ref41","author":"dutertre","year":"2006","journal-title":"The Yices SMT Solver"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20060070"},{"key":"ref44","doi-asserted-by":"crossref","first-page":"522","DOI":"10.1145\/277044.277186","article-title":"A decision procedure for bit-vector arithmetic","author":"barrett","year":"1998","journal-title":"Proceedings 1998 Design and Automation Conference 35th DAC (Cat No 98CH36175) DAC"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1145\/800157.805047"},{"key":"ref43","doi-asserted-by":"crossref","first-page":"466","DOI":"10.1007\/978-3-642-81955-1_28","volume":"2","author":"tseitin","year":"1983","journal-title":"Automation of Reasoning"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.249"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/4838810\/04838823.pdf?arnumber=4838823","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:00:55Z","timestamp":1633910455000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/4838823\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,5]]},"references-count":46,"journal-issue":{"issue":"5"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2017215","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,5]]}}}