{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,2,25]],"date-time":"2026-02-25T17:57:39Z","timestamp":1772042259987,"version":"3.50.1"},"reference-count":34,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"7","license":[{"start":{"date-parts":[[2009,7,1]],"date-time":"2009-07-01T00:00:00Z","timestamp":1246406400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,7]]},"DOI":"10.1109\/tcad.2009.2018775","type":"journal-article","created":{"date-parts":[[2009,6,16]],"date-time":"2009-06-16T19:05:37Z","timestamp":1245179137000},"page":"1101-1105","source":"Crossref","is-referenced-by-count":19,"title":["Low-Power Scan Testing for Test Data Compression Using a Routing-Driven Scan Architecture"],"prefix":"10.1109","volume":"28","author":[{"family":"Dong Xiang","sequence":"first","affiliation":[]},{"family":"Dianwei Hu","sequence":"additional","affiliation":[]},{"family":"Qiang Xu","sequence":"additional","affiliation":[]},{"given":"A.","family":"Orailoglu","sequence":"additional","affiliation":[]}],"member":"263","reference":[{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2007.892393"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2007.1002"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2003.1219118"},{"key":"ref30","first-page":"58","article-title":"a new atpg method for efficient capture power reduction during scan testing","author":"wen","year":"2006","journal-title":"Proc IEEE VLSI Test Symp"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297695"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/43.736572"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1145\/1230800.1230809"},{"key":"ref12","doi-asserted-by":"crossref","DOI":"10.7551\/mitpress\/4317.001.0001","author":"fujiwara","year":"1985","journal-title":"Logic Testing and Design for Testability"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.256936"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1145\/1080334.1080339"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.830911"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-008-5062-6"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006091"},{"key":"ref18","author":"lee","year":"1993","journal-title":"On the generation of test patterns for combinational circuits"},{"key":"ref19","doi-asserted-by":"crossref","first-page":"1128","DOI":"10.1109\/43.406714","article-title":"test application time reduction for sequential circuits with scan","volume":"14","author":"lee","year":"1995","journal-title":"IEEE Trans Comput -Aided Design Integr Circuits Syst"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/ISVLSI.2004.1339525"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270872"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2001.923456"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895840"},{"key":"ref6","first-page":"488","article-title":"efficient scan chain design for power minimization during scan testing under routing constraint","author":"bonhomme","year":"2003","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref29","first-page":"299","article-title":"a novel scan architecture for power efficient, rapid test","author":"sinanoglu","year":"2002","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2001.990291"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/43.998630"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/12.736427"},{"key":"ref2","year":"0","journal-title":"Astro Advanced Place-and-Route Solution for SoC Design"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.893657"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.884582"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1049\/iet-cdt:20070088"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/TC.2002.1009155"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.823341"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297694"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/43.476587"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1049\/el:20010981"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2004.829797"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5075803\/05075812.pdf?arnumber=5075812","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,11]],"date-time":"2021-10-11T00:04:51Z","timestamp":1633910691000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5075812\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,7]]},"references-count":34,"journal-issue":{"issue":"7"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2018775","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,7]]}}}