{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2023,9,13]],"date-time":"2023-09-13T20:18:47Z","timestamp":1694636327135},"reference-count":15,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/tcad.2009.2020716","type":"journal-article","created":{"date-parts":[[2009,7,21]],"date-time":"2009-07-21T19:44:26Z","timestamp":1248205466000},"page":"1274-1278","source":"Crossref","is-referenced-by-count":1,"title":["High-Speed Post-Layout Logic Simulation Using Quasi-Static Clock Event Evaluation"],"prefix":"10.1109","volume":"28","author":[{"family":"Myeong-Jin Kim","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Eui-Young Chung","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sungroh Yoon","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.33"},{"key":"ref11","year":"0"},{"key":"ref12","year":"0"},{"key":"ref13","year":"1990","journal-title":"IEEE Standard for the Scheme Programming Language"},{"key":"ref14","year":"0"},{"key":"ref15","year":"2001","journal-title":"IEEE Standard Verilog Hardware Description Language"},{"key":"ref4","year":"2001","journal-title":"IEEE Standard for Standard Delay Format (SDF) for the Electronic Design Process"},{"key":"ref3","first-page":"397","article-title":"fast and practical false-path elimination method for large soc designs","author":"rim","year":"2003","journal-title":"SOC Conf"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/DTIS.2006.1708670"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/SECON.1992.202330"},{"key":"ref8","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing Digital Analog and Mixed-Signal VLSI Circuits"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.644038"},{"key":"ref2","author":"rashinkar","year":"2001","journal-title":"System-On-A-Chip Verification Methodology and Techniques"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/VTSA.1993.263614"},{"key":"ref9","first-page":"1","article-title":"techniques to reduce synchronization in distributed parallel logic simulation","author":"chang","year":"2004","journal-title":"Parallel and Distributed Computation"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5166543\/05166544.pdf?arnumber=5166544","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:28Z","timestamp":1633909888000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5166544\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":15,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2020716","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}