{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,25]],"date-time":"2026-03-25T19:31:11Z","timestamp":1774467071129,"version":"3.50.1"},"reference-count":58,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"8","license":[{"start":{"date-parts":[[2009,8,1]],"date-time":"2009-08-01T00:00:00Z","timestamp":1249084800000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,8]]},"DOI":"10.1109\/tcad.2009.2021734","type":"journal-article","created":{"date-parts":[[2009,7,21]],"date-time":"2009-07-21T19:44:26Z","timestamp":1248205466000},"page":"1237-1250","source":"Crossref","is-referenced-by-count":36,"title":["Two-Dimensional and Three-Dimensional Integration of Heterogeneous Electronic Systems Under Cost, Performance, and Technological Constraints"],"prefix":"10.1109","volume":"28","author":[{"given":"R.","family":"Weerasekera","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"D.","family":"Pamunuwa","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Li-Rong Zheng","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"H.","family":"Tenhunen","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2002.1012634"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2005.848814"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1984.5005649"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1982.1675882"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/TCS.1979.1084635"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-4841-3"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/96.544360"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/92.902259"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/95.296406"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/16.661220"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/5.362754"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/92.974903"},{"key":"ref29","doi-asserted-by":"publisher","DOI":"10.1109\/92.902263"},{"key":"ref2","year":"0","journal-title":"The International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2000.840306"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VLSIC.2005.1469403"},{"key":"ref22","author":"backoglu","year":"1990","journal-title":"Circuits Interconnections and Packaging for VLSI"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2005.1493969"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/4.293111"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-5561-2"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/16.902722"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/96.618231"},{"key":"ref50","year":"1998","journal-title":"Thermal Management Handbook for Electronic Assemblies"},{"key":"ref51","year":"2007","journal-title":"Micron CMOS Image Sensor Part Catalog"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TADVP.2005.846937"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/6040.784478"},{"key":"ref56","year":"2004","journal-title":"Nanoelectronics and Information Technology Advanced Electronic Materials and Novel Devices"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.873612"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2006.1648629"},{"key":"ref53","year":"2007","journal-title":"ARM Cortex-A8 Processor Product Brief"},{"key":"ref52","year":"2007","journal-title":"Micron 128 MB SDRAM Part Catalog"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/LED.2005.862693"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEPM.2002.807721"},{"key":"ref40","year":"1999","journal-title":"The International Technology Roadmap for Semiconductors (ITRS)"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2005.1465243"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2006.320948"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2007.4397268"},{"key":"ref15","year":"2005","journal-title":"Advanced Electronic Packaging"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/ECTC.2007.373977"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1143\/JJAP.45.3030"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/TCSII.2006.885073"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.2005.1568618"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/IITC.2006.1648688"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.2004.1332632"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/5.929647"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/TED.2005.850641"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.885831"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870069"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.895774"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1115\/1.1839582"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2003.810800"},{"key":"ref45","first-page":"352","article-title":"accurate a priori signal integrity estimation using a multilevel dynamic interconnect model for deep submicron vlsi design","author":"zheng","year":"2000","journal-title":"Proc Eur Solid-State Circuits Conf"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1145\/1283780.1283799"},{"key":"ref47","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2008.917555"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2006.876103"},{"key":"ref41","first-page":"727","article-title":"full chip thermal analysis of planar (2-d) and vertically integrated (3-d) high performance ics","author":"im","year":"2000","journal-title":"IEDM Tech Dig"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229427"},{"key":"ref43","first-page":"991","article-title":"a thermally-aware performance analysis of vertically integrated (3-d) processor-memory hierarchy","author":"luca","year":"2006","journal-title":"Proc Des Autom Conf"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5166543\/05166634.pdf?arnumber=5166634","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:51:45Z","timestamp":1633909905000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5166634\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,8]]},"references-count":58,"journal-issue":{"issue":"8"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2021734","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,8]]}}}