{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,6,1]],"date-time":"2026-06-01T23:27:53Z","timestamp":1780356473407,"version":"3.54.1"},"reference-count":63,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/tcad.2009.2023195","type":"journal-article","created":{"date-parts":[[2009,8,24]],"date-time":"2009-08-24T15:01:07Z","timestamp":1251126067000},"page":"1281-1294","source":"Crossref","is-referenced-by-count":48,"title":["Variation-Aware Structural Synthesis of Analog Circuits via Hierarchical Building Blocks and Structural Homotopy"],"prefix":"10.1109","volume":"28","author":[{"given":"T.","family":"McConaghy","sequence":"first","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"P.","family":"Palmers","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"M.","family":"Steyaert","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]},{"given":"G.G.E.","family":"Gielen","sequence":"additional","affiliation":[],"role":[{"vocabulary":"crossref","role":"author"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2007.364571"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.806598"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2006.886801"},{"key":"ref32","doi-asserted-by":"publisher","DOI":"10.1109\/TEVC.2004.841308"},{"key":"ref31","first-page":"1220","article-title":"robust and efficient genetic algorithms with hierarchical niching and sustainable evolutionary computation model","author":"hu","year":"2004","journal-title":"Proc Genetic Evol Comput Conf"},{"key":"ref30","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-642-18965-4_25"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASPDAC.2006.1594768"},{"key":"ref36","first-page":"291","author":"mcconaghy","year":"2005","journal-title":"Genetic Programming Theory and Practice III"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1007\/978-3-540-85857-7_1"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1145\/1391469.1391483"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681603"},{"key":"ref62","first-page":"396","article-title":"iscles: importance sampled circuit learning ensembles for robust analog ic design","author":"gao","year":"2008","journal-title":"Proc Int Conf Comput -Aided Des"},{"key":"ref61","article-title":"a novel emi-immune current mirror topology obtained by genetic evolution","author":"loeckx","year":"2009","journal-title":"Proc Conf Electro Magn Compat"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1016\/S0167-9473(01)00065-2"},{"key":"ref28","author":"zebulum","year":"2002","journal-title":"Evolutionary Electronics Automatic Design of Electronic Circuits and Systems by Genetic Algorithms"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2002.804109"},{"key":"ref29","author":"koza","year":"2003","journal-title":"Genetic Programming IV Routine Human-Competitive Machine Intelligence"},{"key":"ref2","first-page":"3","year":"2002","journal-title":"Computer-Aided Design of Analog Integrated Circuits and Systems"},{"key":"ref1","year":"2005","journal-title":"Product Page Virtuoso NeoCircuit"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2003.818374"},{"key":"ref22","author":"koza","year":"1992","journal-title":"Genetic Programming On the Programming of Computers by Means of Natural Selection"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854633"},{"key":"ref24","first-page":"125","article-title":"automated analog circuit synthesis using a linear representation","author":"lohn","year":"1991","journal-title":"Proc 1st Int Conf Evolvable Syst From Biology to Hardware"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/4235.687879"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/EH.2002.1029870"},{"key":"ref25","author":"koza","year":"1999","journal-title":"Genetic Programming III Darwinian Invention and Problem Solving"},{"key":"ref50","author":"rothlauf","year":"2006","journal-title":"Representations for Genetic and Evolutionary Algorithms"},{"key":"ref51","year":"2008","journal-title":"The Python Language"},{"key":"ref59","doi-asserted-by":"publisher","DOI":"10.1007\/b98874"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2006143"},{"key":"ref57","doi-asserted-by":"publisher","DOI":"10.1109\/4235.771163"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065809"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-8752-5"},{"key":"ref54","doi-asserted-by":"publisher","DOI":"10.1109\/CEC.2005.1554902"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1998.144282"},{"key":"ref52","author":"razavi","year":"0","journal-title":"Design of Analog CMOS Integrated Circuits"},{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164025"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/CICC.1991.164041"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2003.1253617"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/92.386223"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.662675"},{"key":"ref14","author":"breiman","year":"1984","journal-title":"Classification and Regression Trees"},{"key":"ref15","author":"van der plas","year":"2002","journal-title":"A Computer-Aided Design and Synthesis Environment for Analog Integrated Circuits"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4020-6802-7"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1995.249986"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.372366"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2000.896472"},{"key":"ref4","year":"1991","journal-title":"Analog Circuit Design Art Science and Personalities"},{"key":"ref3","year":"2008","journal-title":"International Technology Roadmap for Semiconductors"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.1990.112108"},{"key":"ref5","first-page":"552","article-title":"blades: an expert system for analog circuit design","author":"e1-turky","year":"1986","journal-title":"Proc Int Conf Circuits Syst"},{"key":"ref8","first-page":"369","article-title":"analog compilation based on successive decompositions","author":"berkcan","year":"1988","journal-title":"Proc Des Autom Conf"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.44506"},{"key":"ref49","doi-asserted-by":"publisher","DOI":"10.1109\/AMICD.1996.569388"},{"key":"ref9","doi-asserted-by":"publisher","DOI":"10.1109\/43.46777"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1109\/IEDM.1999.823871"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1109\/4235.996017"},{"key":"ref48","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2009.5090756"},{"key":"ref47","doi-asserted-by":"crossref","first-page":"944","DOI":"10.1145\/1278480.1278712","article-title":"simultaneous multi-topology multi-objective sizing across thousands of analog circuit topologies","author":"mcconaghy","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref42","author":"graeb","year":"2007","journal-title":"Analog Design Centering and Sizing"},{"key":"ref41","doi-asserted-by":"publisher","DOI":"10.1145\/1146909.1146921"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1143997.1144142"},{"key":"ref43","first-page":"464","article-title":"yield-aware analog integrated circuit optimization using geostatistics motivated performance modeling","author":"yu","year":"2007","journal-title":"Proc Int Conf Comput -Aided Des"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5208458\/05208483.pdf?arnumber=5208483","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:54:26Z","timestamp":1633910066000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5208483\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":63,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2023195","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,9]]}}}