{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2024,7,5]],"date-time":"2024-07-05T09:12:43Z","timestamp":1720170763274},"reference-count":28,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"9","license":[{"start":{"date-parts":[[2009,9,1]],"date-time":"2009-09-01T00:00:00Z","timestamp":1251763200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,9]]},"DOI":"10.1109\/tcad.2009.2028165","type":"journal-article","created":{"date-parts":[[2009,8,24]],"date-time":"2009-08-24T15:01:07Z","timestamp":1251126067000},"page":"1401-1413","source":"Crossref","is-referenced-by-count":15,"title":["ATPG-XP: Test Generation for Maximal Crosstalk-Induced Faults"],"prefix":"10.1109","volume":"28","author":[{"family":"Sunghoon Chun","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Taejin Kim","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"family":"Sungho Kang","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref10","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2003.1270832"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1007\/s10836-005-6147-0"},{"key":"ref12","first-page":"300","article-title":"robust test generation for precise crosstalk-induced path delay faults","author":"li","year":"2006","journal-title":"Proc VLSI Test Symp"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2005.81"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966675"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2001.966674"},{"key":"ref16","first-page":"479","article-title":"a novel algorithm for testing crosstalk induced delay faults in vlsi circuits","author":"singh","year":"2005","journal-title":"Proc Int Conf VLSI Des"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/TC.1981.1675757"},{"key":"ref18","doi-asserted-by":"publisher","DOI":"10.1109\/43.238614"},{"key":"ref19","first-page":"342","article-title":"model for delay faults based upon paths","author":"smith","year":"1985","journal-title":"Proc Int Test Conf"},{"key":"ref28","year":"0","journal-title":"STAR-RCXT"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.1997.643909"},{"key":"ref27","year":"0","journal-title":"ASTRO"},{"key":"ref3","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805630"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1998.743208"},{"key":"ref5","first-page":"34","article-title":"automatic test pattern generation for crosstalk glitches in digital circuits","author":"lee","year":"1998","journal-title":"Proc VLSI Test Symp"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805630"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2000.893641"},{"key":"ref2","doi-asserted-by":"publisher","DOI":"10.1080\/00207218908921096"},{"key":"ref9","first-page":"178","article-title":"delay test pattern generation considering crosstalk-induced effects","author":"li","year":"2003","journal-title":"Proc Asian Test Symp"},{"key":"ref1","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.852670"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.1996.510832"},{"key":"ref22","first-page":"284","article-title":"an automatic test pattern generator for the detection of path delay faults","author":"reddy","year":"1987","journal-title":"Proc IEEE\/ACM Int Conf Comput -Aided Des"},{"key":"ref21","first-page":"1027","article-title":"robust and nonrobust tests for path delay faults in a combinational circuit","author":"park","year":"1987","journal-title":"Proc Int Test Conf"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1991.519699"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/ETC.1993.246529"},{"key":"ref26","first-page":"211","volume":"3","author":"ling","year":"1987","journal-title":"Circuit Analysis Simulation and Design"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1994.527946"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5208458\/05208481.pdf?arnumber=5208481","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:59:29Z","timestamp":1633910369000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5208481\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,9]]},"references-count":28,"journal-issue":{"issue":"9"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2028165","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,9]]}}}