{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2025,11,18]],"date-time":"2025-11-18T12:12:24Z","timestamp":1763467944143},"reference-count":123,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"10","license":[{"start":{"date-parts":[[2009,10,1]],"date-time":"2009-10-01T00:00:00Z","timestamp":1254355200000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2009,10]]},"DOI":"10.1109\/tcad.2009.2030436","type":"journal-article","created":{"date-parts":[[2009,9,21]],"date-time":"2009-09-21T14:25:47Z","timestamp":1253543147000},"page":"1437-1455","source":"Crossref","is-referenced-by-count":76,"title":["Elastic Circuits"],"prefix":"10.1109","volume":"28","author":[{"given":"J.","family":"Carmona","sequence":"first","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"J.","family":"Cortadella","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"M.","family":"Kishinevsky","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"A.","family":"Taubin","sequence":"additional","affiliation":[],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","doi-asserted-by":"publisher","DOI":"10.1109\/92.502196"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4615-1417-6"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2004.1347969"},{"key":"ref32","doi-asserted-by":"crossref","DOI":"10.1007\/978-3-642-55989-1","author":"cortadella","year":"2002","journal-title":"Logic Synthesis of Asynchronous Controllers and Interfaces"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.2006.229277"},{"key":"ref30","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1145\/1278480.1278587","article-title":"synchronous elastic circuits with early evaluation and token counterflow","author":"cortadella","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2004.85"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1093\/comjnl\/45.1.12"},{"key":"ref35","doi-asserted-by":"publisher","DOI":"10.1109\/DAC.1999.781227"},{"key":"ref34","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.860958"},{"key":"ref28","author":"chu","year":"1987","journal-title":"Synthesis of self-timed VLSI circuits from graph-theoretic specifications"},{"key":"ref27","author":"chinnery","year":"2002","journal-title":"Closing the Gap between ASIC & Custom"},{"key":"ref29","doi-asserted-by":"crossref","first-page":"416","DOI":"10.1145\/1278480.1278587","article-title":"synchronous elastic circuits with early evaluation and token counterflow","author":"cortadella","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref20","author":"burns","year":"1991","journal-title":"Performance analysis and optimization of asynchronous circuits"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.1999.810667"},{"key":"ref21","doi-asserted-by":"publisher","DOI":"10.1109\/43.945302"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2007.152"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1145\/337292.337441"},{"key":"ref101","doi-asserted-by":"publisher","DOI":"10.1145\/1458043.1458065"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2004.831476"},{"key":"ref100","author":"seitz","year":"1980","journal-title":"Introduction to VLSI Systems"},{"key":"ref25","doi-asserted-by":"publisher","DOI":"10.1109\/43.775628"},{"key":"ref50","doi-asserted-by":"publisher","DOI":"10.1109\/12.475126"},{"key":"ref51","year":"1987","journal-title":"IEEE Standard for a Versatile Backplane Bus VMEbus"},{"key":"ref59","first-page":"706","article-title":"a doubly-latched asynchronous pipeline","author":"kol","year":"1996","journal-title":"Proc ICCD"},{"key":"ref58","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1987.295189"},{"key":"ref57","author":"kishinevsky","year":"1994","journal-title":"Concurrent Hardware The Theory and Practice of Self-Timed Design"},{"key":"ref56","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.853689"},{"key":"ref55","doi-asserted-by":"publisher","DOI":"10.1145\/1119772.1119952"},{"key":"ref54","doi-asserted-by":"crossref","first-page":"24","DOI":"10.1109\/ASYNC.2003.1199163","article-title":"snap: a sensor-network asynchronous processor","author":"kelly","year":"2003","journal-title":"Proc Int Symp Adv Res Asynchronous Circuits Syst"},{"key":"ref53","doi-asserted-by":"publisher","DOI":"10.1016\/0012-365X(78)90078-X"},{"key":"ref52","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000291"},{"key":"ref40","first-page":"181","volume":"a 28","author":"garside","year":"1993","journal-title":"Asynchronous Design Methodologies"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1145\/1120725.1120878"},{"key":"ref3","year":"1999","journal-title":"AMBA Specification (Rev 2 0)"},{"key":"ref6","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.26"},{"key":"ref5","doi-asserted-by":"publisher","DOI":"10.1109\/ICVD.2004.1260895"},{"key":"ref8","doi-asserted-by":"publisher","DOI":"10.1109\/12.795120"},{"key":"ref49","author":"hennessy","year":"1990","journal-title":"Computer Architecture A Quantitative Approach"},{"key":"ref7","doi-asserted-by":"publisher","DOI":"10.1109\/43.700720"},{"key":"ref9","doi-asserted-by":"crossref","first-page":"223","DOI":"10.1109\/5.740016","article-title":"scanning the technology: applications of asynchronous circuits","volume":"87","author":"van berkel","year":"1999","journal-title":"Proc IEEE"},{"key":"ref46","doi-asserted-by":"publisher","DOI":"10.1142\/S0218126603000763"},{"key":"ref45","doi-asserted-by":"publisher","DOI":"10.1007\/BF00935211"},{"key":"ref48","first-page":"363","article-title":"energy optimality and variability in subthreshold design","author":"hanson","year":"2006","journal-title":"Proc ISLPED"},{"key":"ref47","year":"2006","journal-title":"Handshake solutions empowers 80% of epassports globally"},{"key":"ref42","first-page":"256","article-title":"a sub-1 w to 2 w low-power ia processor for mobile internet devices and ultra-mobile pcs in 45 nm hi-k metal gate cmos","author":"gerosa","year":"2008","journal-title":"Proc IEEE Int Solid-State Circuits Conf"},{"key":"ref41","first-page":"162","article-title":"amulet3ian asynchronous system-on-chip","author":"garside","year":"2000","journal-title":"Proc Int Symp Adv Res Asynchronous Circuits Syst"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2006.320019"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1109\/ICCAD.2008.4681614"},{"key":"ref73","doi-asserted-by":"publisher","DOI":"10.1109\/JPROC.2006.875789"},{"key":"ref72","doi-asserted-by":"publisher","DOI":"10.1109\/ARVLSI.1997.634853"},{"key":"ref71","first-page":"263","author":"martin","year":"1990","journal-title":"Advanced Research in VLSI"},{"key":"ref70","doi-asserted-by":"crossref","first-page":"272","DOI":"10.1007\/BFb0054295","article-title":"slack elasticity in concurrent computing","volume":"1422","author":"manohar","year":"1998","journal-title":"Proc Int l Conf Math of Program Construction"},{"key":"ref76","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2000.856286"},{"key":"ref77","author":"milner","year":"1989","journal-title":"Communication and Concurrency"},{"key":"ref74","doi-asserted-by":"crossref","first-page":"14","DOI":"10.1109\/ASYNC.2003.1199162","article-title":"the lutonium: a sub-nanojoule asynchronous 8051 microcontroller","author":"martin","year":"2003","journal-title":"Proc Int Symp Adv Res Asynchronous Circuits Syst"},{"key":"ref75","doi-asserted-by":"publisher","DOI":"10.1145\/1065579.1065707"},{"key":"ref78","first-page":"67","article-title":"synthesis of delay-insensitive modules","author":"molnar","year":"1985","journal-title":"Proc Chapel Hill Conf Very Large Scale Integration"},{"key":"ref79","first-page":"289","article-title":"asynchronous logics and application to information processing","author":"muller","year":"1962","journal-title":"Proc Symp Application of Switching Theory in Space Technology"},{"key":"ref60","doi-asserted-by":"publisher","DOI":"10.1109\/ISSCC.1997.585466"},{"key":"ref62","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.1994.331892"},{"key":"ref61","doi-asserted-by":"publisher","DOI":"10.1109\/FMCAD.2006.32"},{"key":"ref63","doi-asserted-by":"publisher","DOI":"10.1007\/11894063_31"},{"key":"ref64","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2008.4542136"},{"key":"ref65","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2008.2009157"},{"key":"ref66","author":"lines","year":"1998","journal-title":"Pipelined Asynchronous Circuits"},{"key":"ref67","first-page":"227","article-title":"performance optimization of latency insensitive systems through buffer queue sizing of communication channels","author":"lu","year":"2003","journal-title":"Proc ICCAD"},{"key":"ref68","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.854636"},{"key":"ref2","doi-asserted-by":"crossref","first-page":"982","DOI":"10.1145\/1278480.1278722","article-title":"a fully-automated desynchronization flow for synchronous circuits","author":"andrikos","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref69","first-page":"96","article-title":"an analysis of reshuffled handshaking expansions","author":"manohar","year":"2001","journal-title":"Proc Int Symp Adv Res Asynchronous Circuits Syst"},{"key":"ref1","first-page":"611","article-title":"counterflow pipelining: architectural support for preemption in asynchronous systems using anti-tokens","author":"ampalam","year":"2006","journal-title":"Proc ICCAD"},{"key":"ref109","first-page":"976","article-title":"An Efficient Mechanism for Performance Optimization of Variable-Latency Designs","author":"yu-shih su","year":"2007","journal-title":"2007 44th ACM\/IEEE Design Automation Conference DAC"},{"key":"ref95","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2005.844084"},{"key":"ref108","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2009.26"},{"key":"ref94","doi-asserted-by":"publisher","DOI":"10.1109\/TSE.1980.230492"},{"key":"ref107","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.1994.303847"},{"key":"ref93","doi-asserted-by":"publisher","DOI":"10.1007\/11423348_7"},{"key":"ref106","doi-asserted-by":"publisher","DOI":"10.1109\/EURDAC.1992.246271"},{"key":"ref92","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914072"},{"key":"ref105","year":"2001","journal-title":"Principles of Asynchronous Circuit Design A Systems Perspective"},{"key":"ref91","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2002.998422"},{"key":"ref104","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.898732"},{"key":"ref90","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2002.1000292"},{"key":"ref103","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902206"},{"key":"ref102","doi-asserted-by":"publisher","DOI":"10.1109\/TVLSI.2007.902206"},{"key":"ref111","doi-asserted-by":"publisher","DOI":"10.1145\/63526.63532"},{"key":"ref112","doi-asserted-by":"publisher","DOI":"10.1561\/1000000006"},{"key":"ref110","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2001.914068"},{"key":"ref98","first-page":"6-1","author":"sapatnekar","year":"2006","journal-title":"The CRC Handbook of EDA for IC Design"},{"key":"ref99","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4419-9292-5_8"},{"key":"ref96","doi-asserted-by":"publisher","DOI":"10.1109\/ICSMC.2000.884458"},{"key":"ref97","first-page":"199","article-title":"signal graphs: from self-timed to timed ones","author":"rosenblum","year":"1985","journal-title":"Proc Int Workshop Timed Petri Nets"},{"key":"ref10","volume":"5","author":"van berkel","year":"1993","journal-title":"Handshake Circuits An Asynchronous Architecture for VLSI Programming"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494444"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/MM.2007.28"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2008.19"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2007.907047"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2004.1299296"},{"key":"ref118","author":"williams","year":"1991","journal-title":"Self-timed rings and their application to division"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1268996"},{"key":"ref82","doi-asserted-by":"publisher","DOI":"10.1002\/0471224146"},{"key":"ref117","doi-asserted-by":"publisher","DOI":"10.1109\/PGEC.1964.263775"},{"key":"ref17","author":"brej","year":"2005","journal-title":"Early output logic and anti-tokens"},{"key":"ref81","doi-asserted-by":"publisher","DOI":"10.1109\/5.24143"},{"key":"ref18","doi-asserted-by":"crossref","DOI":"10.1007\/978-1-4612-4210-9","author":"brzozowski","year":"1995","journal-title":"Asynchronous Circuits"},{"key":"ref84","year":"0","journal-title":"Powerwise adaptive voltage scaling"},{"key":"ref119","doi-asserted-by":"crossref","first-page":"17","DOI":"10.1007\/BF02108187","article-title":"performance of iterative computation in self-timed rings","volume":"7","author":"williams","year":"1994","journal-title":"J VLSI Signal Process"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/ISCAS.2003.1206202"},{"key":"ref83","doi-asserted-by":"publisher","DOI":"10.1109\/JSSC.2005.859894"},{"key":"ref114","doi-asserted-by":"publisher","DOI":"10.1109\/TCAD.2006.870411"},{"key":"ref113","doi-asserted-by":"crossref","first-page":"61","DOI":"10.1007\/3-540-36190-1_3","volume":"2549","author":"varshavsky","year":"2002","journal-title":"Concurrency and Hardware Design"},{"key":"ref116","doi-asserted-by":"publisher","DOI":"10.1007\/BF01788562"},{"key":"ref80","first-page":"204","article-title":"a theory of asynchronous circuits","author":"muller","year":"1959","journal-title":"Proc Int Symp Theory Switching"},{"key":"ref115","first-page":"501","article-title":"c to asynchronous dataflow circuits: an end-to-end tool flow","author":"venkataramani","year":"2004","journal-title":"Proc IWLS"},{"key":"ref120","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587164"},{"key":"ref89","doi-asserted-by":"publisher","DOI":"10.1109\/43.573835"},{"key":"ref121","doi-asserted-by":"publisher","DOI":"10.1007\/978-1-4757-3143-9_13"},{"key":"ref122","doi-asserted-by":"publisher","DOI":"10.1007\/BF00122082"},{"key":"ref123","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1996.494434"},{"key":"ref85","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2006.9"},{"key":"ref86","doi-asserted-by":"crossref","first-page":"70","DOI":"10.1145\/196244.196281","article-title":"performance analysis based on timing simulation","author":"nielsen","year":"1994","journal-title":"31st Design Automation Conference"},{"key":"ref87","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.1997.587176"},{"key":"ref88","year":"2007","journal-title":"Open Core Protocol Specification"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5247118\/05247146.pdf?arnumber=5247146","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2021,10,10]],"date-time":"2021-10-10T23:52:23Z","timestamp":1633909943000},"score":1,"resource":{"primary":{"URL":"http:\/\/ieeexplore.ieee.org\/document\/5247146\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2009,10]]},"references-count":123,"journal-issue":{"issue":"10"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2030436","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2009,10]]}}}