{"status":"ok","message-type":"work","message-version":"1.0.0","message":{"indexed":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T21:17:29Z","timestamp":1772659049548,"version":"3.50.1"},"reference-count":45,"publisher":"Institute of Electrical and Electronics Engineers (IEEE)","issue":"2","license":[{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"vor","delay-in-days":0,"URL":"https:\/\/ieeexplore.ieee.org\/Xplorehelp\/downloads\/license-information\/IEEE.html"},{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-029"},{"start":{"date-parts":[[2010,2,1]],"date-time":"2010-02-01T00:00:00Z","timestamp":1264982400000},"content-version":"stm-asf","delay-in-days":0,"URL":"https:\/\/doi.org\/10.15223\/policy-037"}],"content-domain":{"domain":[],"crossmark-restriction":false},"short-container-title":["IEEE Trans. Comput.-Aided Des. Integr. Circuits Syst."],"published-print":{"date-parts":[[2010,2]]},"DOI":"10.1109\/tcad.2009.2035483","type":"journal-article","created":{"date-parts":[[2010,1,26]],"date-time":"2010-01-26T12:31:25Z","timestamp":1264509085000},"page":"299-312","source":"Crossref","is-referenced-by-count":13,"title":["Using Launch-on-Capture for Testing BIST Designs Containing Synchronous and Asynchronous Clock Domains"],"prefix":"10.1109","volume":"29","author":[{"given":"Laung-Terng","family":"Wang","sequence":"first","affiliation":[{"name":"Department of Electrical Engineering and the Graduate Institute of Electronics Engineering, Department of Creative Informatics, School of Software, SynTest Technologies, Inc., National Taiwan University, Kyushu Institute of Technology, Tsinghua University, Sunnyvale, Taipei, Iizuka, CA, USAJapanChina"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Xiaoqing","family":"Wen","sequence":"additional","affiliation":[{"name":"Department of Creative Informatics, Kyushu Institute of Technology, Iizuka, Japan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Shianling","family":"Wu","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., Princeton Junction, NJ, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hiroshi","family":"Furukawa","sequence":"additional","affiliation":[{"name":"Department of Creation Informatics, Graduate School of Computer Science and Systems Engineering, Kyushu Institute of Technology, NEC Micro Systems, Ltd., Iizuka, Kumamoto, JapanJapan"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Hao-Jan","family":"Chao","sequence":"additional","affiliation":[{"name":"SynTest Technologies, Inc., Hsinchu"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Boryau","family":"Sheu","sequence":"additional","affiliation":[{"name":"Sigma Designs, Milpitas, CA, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Jianghao","family":"Guo","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]},{"given":"Wen-Ben","family":"Jone","sequence":"additional","affiliation":[{"name":"Department of Electrical and Computer Engineering, University of Cincinnati, Cincinnati, OH, USA"}],"role":[{"role":"author","vocabulary":"crossref"}]}],"member":"263","reference":[{"key":"ref39","year":"2009","journal-title":"TurboBIST-Logic User's Manual"},{"key":"ref38","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.199"},{"key":"ref33","doi-asserted-by":"publisher","DOI":"10.1109\/VTEST.2000.843830"},{"key":"ref32","year":"2006","journal-title":"Method and apparatus for diagnosing failures in an integrated circuit using design-for-debug (DFD) techniques"},{"key":"ref31","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.83"},{"key":"ref30","first-page":"265","article-title":"signature-based diagnosis for logic bist","author":"cheng","year":"2006","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref37","doi-asserted-by":"publisher","DOI":"10.1109\/ASYNC.2003.1199169"},{"key":"ref36","doi-asserted-by":"publisher","DOI":"10.1109\/4.766819"},{"key":"ref35","year":"2008","journal-title":"Method and apparatus for unifying self-test with scan-test during prototype debug and production test"},{"key":"ref34","year":"2006","journal-title":"Method and apparatus for debug diagnosis and yield improvement for scan-based integrated circuits"},{"key":"ref10","year":"1997","journal-title":"Method and apparatus for built-in self-test with multiple clock circuits"},{"key":"ref40","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2007.76"},{"key":"ref11","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.1999.805650"},{"key":"ref12","doi-asserted-by":"publisher","DOI":"10.1109\/43.238615"},{"key":"ref13","doi-asserted-by":"publisher","DOI":"10.1109\/43.298042"},{"key":"ref14","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2004.1269074"},{"key":"ref15","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.49"},{"key":"ref16","doi-asserted-by":"publisher","DOI":"10.1109\/VTS.2006.91"},{"key":"ref17","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2006.127"},{"key":"ref18","first-page":"1","article-title":"achieving high transition delay fault coverage with partial dtsff scan chains","author":"xu","year":"2007","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref19","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700574"},{"key":"ref28","doi-asserted-by":"publisher","DOI":"10.1109\/MDT.2008.56"},{"key":"ref4","doi-asserted-by":"publisher","DOI":"10.1017\/CBO9780511816321"},{"key":"ref27","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2004.1387356"},{"key":"ref3","author":"stroud","year":"2002","journal-title":"A Designer's Guide to Built-In Self-Test"},{"key":"ref6","author":"wang","year":"2007","journal-title":"System-on-Chip Test Architectures Nanometer Design for Testability"},{"key":"ref29","year":"2008","journal-title":"Method and apparatus for broadcasting scan patterns in a scan based integrated circuit"},{"key":"ref5","author":"wang","year":"2006","journal-title":"VLSI Test Principles and Architectures Design for Testability"},{"key":"ref8","first-page":"200","article-title":"self-testing of multiple logic modules","author":"bardell","year":"1982","journal-title":"Proc IEEE Int Test Conf"},{"key":"ref7","author":"wang","year":"2009","journal-title":"Electronic Design Automation Synthesis Verification and Test"},{"key":"ref2","author":"bushnell","year":"2000","journal-title":"Essentials of Electronic Testing For Digital Memory & Mixed-Signal VLSI Circuits"},{"key":"ref9","year":"1994","journal-title":"Multiple clock rate test apparatus for testing digital systems"},{"key":"ref1","author":"abramovici","year":"1990","journal-title":"Digital Systems Testing and Testable Design"},{"key":"ref20","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2008.4700648"},{"key":"ref45","year":"2009","journal-title":"Method and apparatus for delay fault coverage enhancement"},{"key":"ref22","doi-asserted-by":"publisher","DOI":"10.1109\/VLSID.2007.61"},{"key":"ref21","first-page":"9","article-title":"low cost los delay test with slow scan enable","author":"xu","year":"2006","journal-title":"Proc IEEE Eur Test Symp"},{"key":"ref42","doi-asserted-by":"publisher","DOI":"10.1109\/TEST.2006.297641"},{"key":"ref24","doi-asserted-by":"publisher","DOI":"10.1109\/ICCD.2005.119"},{"key":"ref41","doi-asserted-by":"crossref","first-page":"341","DOI":"10.1109\/ATS.2007.61","article-title":"an on-chip test clock control scheme for multi-clock at-speed testing","author":"fan","year":"2007","journal-title":"Proc IEEE Asian Test Symp"},{"key":"ref23","doi-asserted-by":"publisher","DOI":"10.1109\/DATE.2005.70"},{"key":"ref44","doi-asserted-by":"publisher","DOI":"10.1145\/1403375.1403590"},{"key":"ref26","doi-asserted-by":"publisher","DOI":"10.1109\/ATS.2009.34"},{"key":"ref43","doi-asserted-by":"publisher","DOI":"10.1145\/309847.310050"},{"key":"ref25","year":"2006","journal-title":"Multiple-capture DFT system for detecting or locating crossing clock-domain faults during self-test or scan-test"}],"container-title":["IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems"],"original-title":[],"link":[{"URL":"http:\/\/xplorestaging.ieee.org\/ielx5\/43\/5395722\/05395739.pdf?arnumber=5395739","content-type":"unspecified","content-version":"vor","intended-application":"similarity-checking"}],"deposited":{"date-parts":[[2026,3,4]],"date-time":"2026-03-04T20:50:06Z","timestamp":1772657406000},"score":1,"resource":{"primary":{"URL":"https:\/\/ieeexplore.ieee.org\/document\/5395739\/"}},"subtitle":[],"short-title":[],"issued":{"date-parts":[[2010,2]]},"references-count":45,"journal-issue":{"issue":"2"},"URL":"https:\/\/doi.org\/10.1109\/tcad.2009.2035483","relation":{},"ISSN":["0278-0070","1937-4151"],"issn-type":[{"value":"0278-0070","type":"print"},{"value":"1937-4151","type":"electronic"}],"subject":[],"published":{"date-parts":[[2010,2]]}}}